

Lenovo IdeaPad B570 Z570 V570

Sandy Bridge

Intel PCH Cougar Point

2011-01-19

REV : XXX

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX

BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

LZ57




Rev

-1

Date: Tuesday, March 29, 2011

Sheet 1 of 102

Block Diagram (UMA/Optimus co-lay)



Project code : 91.4PA01.001
PCB P/N : 10290
Revision : -SC

SYSTEM DC/DC RT8208B 48		CPU DC/DC NCP6131 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC UP6111CQHC 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTF

SYSTEM DC/DC UP6183AQAQ 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC UP6111C 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 DDR_VREF_S3

SYSTEM DC/DC NCP5911 44	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE

VGA RT8208B 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER BQ24745 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT

LDO RT9025 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

SYSTEM DC/DC G9091-180T11U 24, 93	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S5 3D3V_S0


LDO RT9026 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0

PCB LAYER	
L1:Top	L5:VCC
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Signal

BOM

緯創資通 Wistron Corporation
21F, 80, Sec.1, Hsin Ta Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.

File: Block Diagram
Size: A3
Date: Tuesday, March 28, 2011
Document Number: LZ57
Sheet: 2 of 102
Rev: -1



SSID = CPU0

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.



Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

delete R404&RN 401 @20100630



SSID = CPU





BOM

緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichun,
Taichung Hsien 721, Taiwan, R.O.C.

File			Rev
CPU (DDR)			-1
Size	Document Number	LZ57	
K3	Rev	1	
Date	Tuesday, March 25, 2011	Esheet	6 of 102


SSID = CPU



SSID = CPU

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

POWER

6 OF 9

VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top

No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.

R804 need to close to CPU

[illegible]

S-HS 20100610 V1.0

VIDALERT# A129 H CPU SVIDALRT# R803 1 43R2J-GP VR_SVID_ALERT# 42
VIDSCLK A130 H CPU SVIDCLK H CPU SVIDCLK 42
VIDSOUT A128 H CPU SVIDDAT H CPU SVIDDAT 42

CORE SUPPLY

SVID

SENSE LINES

CPU1

SANDY

PEG AND DDR

SENSE LINES

VIDALERT#
VIDSCLK
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE

VCC_CORE

R801, R802 need to close to CPU

VCCSENSE	42
VSSSENSE	42


BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (VCC CORE)			
Size Custom	Document Number		Rev
	L757		.1
Date:	Tuesday, March 29, 2011	Sheet 8 of	102

VAXG Output Decoupling Recommendation:

- 2 x 470 uF at Bottom Socket Edge
- 2 x 22 uF at Top Socket Cavity
- 4 x 22 uF at Top Socket Edge
- 2 x 22 uF at Bottom Socket Cavity
- 4 x 22 uF at Bottom Socket Edge




Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

POWER



VAXG_SENSE
VSSAXG_SENSE

AK35	》》》	VCC_AXG_SENSE	42
AK34	》》》	VSS_AXG_SENSE	42

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.


+V SM VREF CNT should have 10 mil trace width

SM VREF


+V_SM_VREF_CNT <<< +V_SM_VREF_CNT 37

Routing Guideline:

Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.




VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF




VCCSA Output Decoupling Recommendation:

- 1 x 330 uF
- 2 x 10 uF at Bottom Socket Cavity
- 1 x 10 uF at Bottom Socket Edge




20100721 standard schematic update

Close to CPU



S-HR 20100609 V1.0


SSID = CPU



BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Yu Rd., Hsichien,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VSS)		
Size	Document Number	Rev
A3	LZ57	-1
Date:	Tuesday, March 25, 2011	Sheet 10 of 102



Sheet 11 of 102

(Blanking)

BOM



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 12 of 102	

(Blanking)

BOM



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	13 of 102
Rev	-1

SSID = MEMORY




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



Layout Note:
Place these Caps near
SO-DIMMA.

SSID = MEMORY




PART NUMBER	Height	TYPE
62.10017.Q31	9.2mm	STANDARD
62.10017.N11	9.2mm	REVERSED

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR3-SODIMM2			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 16 of 102	













SSID = PCH



Al6 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default




BOOT BIOS Strap		
NT14/GPIO51	SATA16/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



20100725 Annie modify

CRB : 2.2K
CEKLT: 1K



DMI & FDI Termination Voltage

NV_CLE
Set to Vcc when Low
Set to Vcc when HIGH

Danbury Technology:
Disable when Low.
Enable when High.

USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	X
1	USB Ext. port 1 (Left Side)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	E-SATA / USB Ext. port 4
9	USB Ext. port 2(CardReader BD)
10	USB Ext. port 3 (RJ45_BD)
11	Mini Card1 (WLAN)
12	CAMERA
13	X

SW programming USB_OC#12_13 for USB 9

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

USB_OC#1 62
USB_OC#2 62
USB_OC#3 62
USB_OC#4 62
USB_OC#5 62
USB_OC#6 62
USB_OC#7 62
USB_OC#8 62
USB_OC#9 62
USB_OC#10 62
USB_OC#11 62
USB_OC#12 62
USB_OC#13 62
USB_OC#14 62

BOM




緯創資通 Wistron Corporation		
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.		
Title PCH (PCI/USB/NVRAM)		
Size K3	Document Number L757	Rev -1
Date: Tuesday, March 25, 2011	Sheet 18	of 102

	FDI_TXN[7:0]	4
	FDI_TXP[7:0]	4

Deep S4/S5 Supported


Deep S4/S5 **Not** Supported

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.






For platforms not supporting Deep S4/S5


1. VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
2. DPWROK and RSMRST# will rise at the same time (connected on board)
3. SLP_SUS# and SUSACK# are left as 'no connect'
4. SUSWARN# used as SUSPWRDNACK/GPIO30





```
0_PWR_GOOD after PM_SLP_S3# delay 200 ms
```



SSID = PCH






SSID = PCH



This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.
Needs to be pulled high for Huron River platform.
co-operate with R2310


PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V







SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218



	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



20100725




Cougar Point

NCTF

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up
20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

PLL_OVDR_EN DY1 R2212 DO NOT STUFF



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE
GPIO37 (FDI_OVRVLGTG) LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE
GPIO36 (DMI_OVRVLGTG) LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable
ICC_EN# HIGH (R2211 DY) - DISABLED [DEFAULT]
LOW (R2211) - ENABLED


GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

BOB

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 321, Taiwan, R.O.C.

File PCH (GPIO/CPU)		
Size	Document Number	Rev
K3	LZ57	-1
Date: Tuesday, March 25, 2011	Sheet 22	of 102

SSID = PCH 6A



SS1D = PCH

PCH1H		8 OF 10	
HS	VSS		
AA17	VSS	AK38	VSS
AA2	VSS	AK4	VSS
AA3	VSS	AK42	VSS
AA33	VSS	AK46	VSS
AA34	VSS	AK6	VSS
AB11	VSS	AL16	VSS
AB14	VSS	AL17	VSS
AB39	VSS	AL19	VSS
AB4	VSS	AL2	VSS
AB43	VSS	AL21	VSS
AB5	VSS	AL22	VSS
AB7	VSS	AL26	VSS
AC19	VSS	AL27	VSS
AC2	VSS	AL31	VSS
AC21	VSS	AL33	VSS
AC24	VSS	AL34	VSS
AC34	VSS	AL46	VSS
AC34	VSS	AM11	VSS
AC48	VSS	AM14	VSS
AD10	VSS	AM36	VSS
AD11	VSS	AM39	VSS
AD14	VSS	AM43	VSS
AD13	VSS	AM46	VSS
AD19	VSS	AM46	VSS
AD24	VSS	AM7	VSS
AD26	VSS	AN2	VSS
AD27	VSS	AN29	VSS
AD33	VSS	AN3	VSS
AD34	VSS	AN31	VSS
AD36	VSS	AP12	VSS
AD37	VSS	AP19	VSS
AD38	VSS	AP28	VSS
AD39	VSS	AP30	VSS
AD4	VSS	AP32	VSS
AD40	VSS	AP38	VSS
AD42	VSS	AP4	VSS
AD43	VSS	AP42	VSS
AD45	VSS	AP46	VSS
AD46	VSS	AP8	VSS
AD8	VSS	AP2	VSS
AE2	VSS	AP48	VSS
AE3	VSS	AT11	VSS
AE10	VSS	AT13	VSS
AE12	VSS	AT19	VSS
AD14	VSS	AT22	VSS
AD16	VSS	AT26	VSS
AE16	VSS	AT28	VSS
AE19	VSS	AT30	VSS
AE24	VSS	AT32	VSS
AE26	VSS	AT34	VSS
AE27	VSS	H10	VSS
AE29	VSS	AT39	VSS
AE31	VSS	AT42	VSS
AE31	VSS	AT46	VSS
AE39	VSS	AT7	VSS
AE4	VSS	AL24	VSS
AE42	VSS	AU30	VSS
AE46	VSS	AV16	VSS
AE5	VSS	AV20	VSS
AE7	VSS	AV24	VSS
AE8	VSS	AV30	VSS
AG19	VSS	AV38	VSS
AG2	VSS	AV4	VSS
AG31	VSS	AV43	VSS
AG48	VSS	D28	VSS
AH11	VSS	AW14	VSS
AH3	VSS	AW18	VSS
AH36	VSS	AW2	VSS
AH39	VSS	AW22	VSS
AH40	VSS	AW26	VSS
AH42	VSS	AW28	VSS
AH46	VSS	AW32	VSS
AH7	VSS	AW34	VSS
AJ19	VSS	AW36	VSS
AJ21	VSS	AW40	VSS
AJ24	VSS	AW48	VSS
AJ34	VSS	AV11	VSS
AJ38	VSS	AV12	VSS
AK12	VSS	AV22	VSS
AK3	VSS	AV28	VSS

COUGAR-GP-U2-NF



PCH1

9 OF 10

Cougar
Point

AY4	VSS	H46	VSS
AY42	VSS	K18	VSS
AY46	VSS	K28	VSS
AV5	VSS	K38	VSS
B11	VSS	K46	VSS
B15	VSS	K7	VSS
B19	VSS	L18	VSS
B22	VSS	L2	VSS
B27	VSS	L20	VSS
B31	VSS	L26	VSS
B35	VSS	L28	VSS
B39	VSS	L36	VSS
B7	VSS	L48	VSS
F45	VSS	M12	VSS
BB12	VSS	P16	VSS
BB16	VSS	M18	VSS
BB20	VSS	M22	VSS
BB22	VSS	M24	VSS
BB24	VSS	M30	VSS
BB28	VSS	M32	VSS
BB30	VSS	M34	VSS
BB38	VSS	M38	VSS
BB4	VSS	M4	VSS
BB46	VSS	M42	VSS
BC14	VSS	M46	VSS
BC18	VSS	M8	VSS
BC22	VSS	N18	VSS
BC22	VSS	P30	VSS
BC26	VSS	N47	VSS
BC32	VSS	P14	VSS
BC34	VSS	P18	VSS
BC36	VSS	I33	VSS
BC40	VSS	P40	VSS
BC42	VSS	P43	VSS
BC46	VSS	P47	VSS
BC46	VSS	P7	VSS
BC27	VSS	R2	VSS
BE22	VSS	R48	VSS
BE28	VSS	T12	VSS
BE46	VSS	T31	VSS
BE10	VSS	T37	VSS
BE12	VSS	T4	VSS
BE16	VSS	W24	VSS
BE20	VSS	T46	VSS
BE22	VSS	T47	VSS
BE24	VSS	T8	VSS
BE28	VSS	V14	VSS
BE28	VSS	V17	VSS
BD3	VSS	V26	VSS
BE30	VSS	V27	VSS
BE38	VSS	V29	VSS
BE40	VSS	V31	VSS
BE5	VSS	V36	VSS
BC17	VSS	V39	VSS
BC21	VSS	V42	VSS
BC33	VSS	V7	VSS
BC44	VSS	W17	VSS
BC6	VSS	W19	VSS
BH11	VSS	W2	VSS
BH15	VSS	W27	VSS
BH17	VSS	W48	VSS
BH18	VSS	V12	VSS
BH2	VSS	V36	VSS
BH27	VSS	V4	VSS
BH31	VSS	V42	VSS
BH33	VSS	V46	VSS
BH36	VSS	V8	VSS
BH39	VSS	BC29	VSS
BH43	VSS	N24	VSS
BH7	VSS	A33	VSS
D3	VSS	AD47	VSS
D12	VSS	B43	VSS
D16	VSS	BE10	VSS
AV38	VSS	BG41	VSS
D24	VSS	G14	VSS
D28	VSS	H16	VSS
D30	VSS	T36	VSS
D32	VSS	BC22	VSS
D32	VSS	BC24	VSS
D34	VSS	C22	VSS
D38	VSS	AP13	VSS
D42	VSS	M14	VSS
D8	VSS	AP3	VSS
E18	VSS	AP4	VSS
E26	VSS	BB16	VSS
G18	VSS	BC16	VSS
G20	VSS	BC29	VSS
G28	VSS	BJ28	VSS
G28	VSS		
G36	VSS		
G46	VSS		
H17	VSS		
H18	VSS		
H22	VSS		
H24	VSS		
H26	VSS		
H30	VSS		
H32	VSS		
H34	VSS		
F3	VSS		

COUGAR-GP-U2-NF



BOM

緯創資通

Wistron Corporation
Z1F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

File

PCH (VSS)

Size

K3

Document Number

LZ57

Rev

-1

Date

Tuesday, March 25, 2011

Sheet

25


of

102


(Blanking)

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet	26 of 102



LILI Multi GPIO setting










	Model ID	ID #	Cat	OPS:	64K320S.00L
REF ID: A10000-01-01	MODEL ID	A10000-01-01	Full-Low Register	Full-High Register	Voltage
REF ID: A10000-01-01	V/W ST DMS	100.0 K	64.9 K	2.001 V	
REF ID: A10000-01-01	V/W ST OPTDMS	100.0 K	78.9 K	1.847 V	
REF ID: A10000-01-01	Z ST DMS	100.0 K	100.0 K	1.450 V	
REF ID: A10000-01-01	Z ST OPTDMS	100.0 K	143.5 K	1.4335 V	1.32 V




blanking

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 30 of 102



BOM		Wistron Corporation	
緯創資通		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN RTL8111E			
Size A3	Document Number	Rev -1	
LA57			
Date:	Tuesday, March 29, 2011	Sheet	31 of 102



BOM	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RTS5159 (CARD READER)	
Size	Document Number
A3	LZ57
Date	Rev
Tuesday, March 29, 2011	-1
Sheet 32 of 102	

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 33 of 102


(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 34 of 102	





Power Sequence




SSID = Reset.Suspend

Run Power




Close to CPU

S3 Power Reduction Circuit Processor VREF DQ Implementation




20100725 modify

⑤ S3 Power Reduction X01 20091111



Close to CPU


S3 Power Reduction Circuit SM_DRAMPWROK



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55% 200mV and the edge must be monotonic


Close to DIMM

S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU


S3 Power Reduction Circuit SM_DRAMPWROK



BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsin 221, Taiwan, R.O.C.




File			Rev
ADAPTER			-1
Size	Document Number	LZ57	
Date:	Tuesday, March 25, 2011	Sheet	37 of 102



BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taichung Hsien 433, Taiwan, R.O.C.

File	DCIN JACK	
Size	Document Number	Rev
	LZ57	-1
Date	Tuesday, March 29, 2011	Sheet 38 of 102




BOM


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsicheng,
 Taipei Hsien 221, Taiwan, R.O.C.

File BATT_CONN		
Size	Document Number LZ57	Rev -1
Date: Tuesday, March 29, 2011 Sheet 39 of 102		

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k (64.18735.6D)L	49.9k	80w	137k	49.9k
90w	121k (64.12135.6D)L	49.9k	120w	76.8k (64.76825.6D)L	49.9k



SSID = PWR.Plane.Regulator_5v3p3v



800

Wistron Corporation

DC/DC 3D3V5V








Document Number: LZ57

Date: February, March 20, 2011




Page: 41 of 41

1









DCBATOUT PWR_DCBATOUT_CPUCORE DCBATOUT PWR_DCBATOUT_CPUCORE







PWR_DCBATOUT_CPUCORE



PWR_DCBATOUT_CPUCORE



VCC_CORE



FOR 3PHASE

DC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only

QC CPU only


QC CPU only

QC CPU only

QC CPU only

緯創資通
Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 302, Taiwan, R.O.C.
 Title: **DC/DC CPU CORE2_NCP6131**
 Size: Document Number **LZ57** Rev **-1**
 Date: Tuesday, March 29, 2011 ESheet 43 of 102

 緯創資通		Wistron Corporation 21F, 88, Sec.1, Han Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51218_1D05V			
Size	Document Number		Rev
Date:	Tuesday, March 29, 2011	Sheet 45 of 102	-1




$$V_{out} = 0.704V * (R1 + R2) / R2$$

Iomax=1.2A
OCP>1.8A

RT9025 for 1D8V_S0

RT8015B for 1D8V_S0



BOM



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
1D8V_RT9025			
Size	Document Number		Rev
	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet 47 of	102



Date: Tuesday, March 29, 2011 Sheet 48 of 102

SSID = VIDEO


LVDS CONNECTOR




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO



BOM




緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LCD Connector	
Size	Document Number	Rev	
A3	L757	-1	
Date:	1/25/2007, March 29, 2011	Sheet	49 of 102

SSID = VIDEO

HDMI CONNECTOR


HDMI Passive Level Shifter

Close to HDMI Connector




SC_1025*10


20100727 modify, KBC isn't use.




20100727 follow intel design guide



HDMI CONN



HDMI DDC Passive Level Shifter



84.DMN66.03F

BOM

緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.	
File	HDMI Level Shifter/Connector
Size	Document Number
A3	LZ57
Date	Tuesday, March 25, 2011
Sheet	51 of 102

(Blanking)

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
S-VIDEO			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet	53 of 102

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011		Sheet 55	of 102

SSID = SATA


SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD






SUPPORT ZERO SATA ODD

BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD			
Size A3	Document Number	Rev	
	LZ57	-1	
Date	Tuesday, March 29, 2011	Sheet	56 of 102




BOM

緯創資通 Wistron Corporation

21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		E-SATA/USB	
Size	Document Number	Rev	
A3	LZ57	-1	
Date: Tuesday, March 29, 2011		Sheet	57 of 102

INTERNAL STEREO SPEAKERS



ROM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



File		MIC/SPEAKER/AUDIO JACK	
Size A3	Document Number	L757	Rev -1
Date: 10/25/07, March 29, 2011	Sheet 58	of 102	

Reserved

BOM	
緯創資通 Wistron Corporation	
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A3	LZ57
Date	Rev
Tuesday, March 29, 2011	-1
Sheet 69 of 102	

SSID = USB

RJ45_USB Board USB Power



I/O Board USB Power

BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

USB Power SW

Size
12

Document Number

LZ57

Date: Tuesday, March 29, 2011


Sheet 61

Rev

-1

102

Left Side USB Power Switch



EWant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

USB 2.0/3.0 Port

Size
A3

Document Number:

Rev	-1
-----	----


Date: Tuesday, March 29, 2011

Sheet

102

SSID = User.Interface
Bluetooth Module conn.

Bluetooth Module



BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size A4	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011		Sheet 63	of 102




Title			
RESERVED			
Size A4	Document Number		Rev
	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet 64 of 102	

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)

R6504-R6509 close to Debug connector





BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		MINICARD(WLAN)/ITP CONN	
Size	Document Number	LZ57	Rev
A3			-1
Date:	Tuesday, March 25, 2011	Sheet	65 of 102

SSID = Wireless

Mini Card Connector(WWAN)



BOM




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			WWAN Connector
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	Tuesday, March 29, 2011	Sheet	66 of 102



Title			
SIM CARD			
Size A3	Document Number LZ57	Rev -1	
Date: Tuesday, March 29, 2011	Sheet 67	of 102	

SSID = User.Interface


[illegible]

SSID = User.Interface

[illegible]

SSID = KBC


Internal KeyBoard Connector



ID KEY MATRIX	SENSE			
	27	28	29	30
	ID0	ID1	ID2	GND
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND

————<<<KROW[0..7] 27

————>>>KCOL[0..17] 27




For LZ57
20100903


LZ57



```
SSID = Touch.Pad
```



20.K0465.004



For LB57
20100701

62.40009.D71

BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad


Size

Document Number

13


-1

Rev	-1
-----	----



緯創資通

Sheet 70 of 102



BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number LZ57		Rev -1
Date:	Tuesday, March 29, 2011	Sheet 71 of	102

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 72 of 102	

(Blanking)

BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	73 of 102
Rev	-1

5	4	3	2	1
D				
C				
B				
A				

BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CARD Reader CONN		
Size	Document Number	Rev
A4	LZ57	-1
Date:	Tuesday, March 29, 2011	Sheet 74 of 102

5	4	3	2	1
D				
C				
B				
A				

BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
New Card	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	75 of 102
Rev	-1

(Blanking)

BOM




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 76 of 102

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 77 of 102

LA57 => Digital Mic



G-Sensor




STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.

(2) Avoid routing under DCDC switching area.



	ADXL322 LIS244AL LIS34AL	No Accel
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

G-Sensor

Size

Document Number

LZ57

Date: Tuesday, March 29, 2011

Sheet

Rev

-1

102

(Blanking)

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 80	of 102

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 81 of	102

RJ45 USB CONN.



Card Reader Board CONN.




BOM



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Title			
IO Board Connector			
Size A3	Document Number	Rev	
	LZ57	-1	
Date:	Tuesday, March 29, 2011	Sheet 82 of	102

D04S		1708S	T OF 10	
			IPFA_TX000	A10
			IPFA_TX01	A10
			IPFA_TX010	A10
			IPFA_TX011	A10
IPFA_FLVDD			IPFA_TX02	A10
			IPFA_TX03	A10
IPFA_RST			IPFA_TX04	A10
			IPFA_TX05	A10
			IPFA_TX06	A10
			IPFA_TX07	A10
			IPFA_TX08	A10
			IPFA_TX09	A10
			IPFA_TX10	A10
			IPFA_TX11	A10
			IPFA_TX12	A10
			IPFA_TX13	A10
			IPFA_TX14	A10
			IPFA_TX15	A10
			IPFA_TX16	A10
			IPFA_TX17	A10
			IPFA_TX18	A10
			IPFA_TX19	A10
			IPFA_TX20	A10
			IPFA_TX21	A10
			IPFA_TX22	A10
			IPFA_TX23	A10
			IPFA_TX24	A10
			IPFA_TX25	A10
			IPFA_TX26	A10
			IPFA_TX27	A10
			IPFA_TX28	A10
			IPFA_TX29	A10
			IPFA_TX30	A10
			IPFA_TX31	A10
			IPFA_TX32	A10
			IPFA_TX33	A10
			IPFA_TX34	A10
			IPFA_TX35	A10
			IPFA_TX36	A10
			IPFA_TX37	A10
			IPFA_TX38	A10
			IPFA_TX39	A10
			IPFA_TX40	A10
			IPFA_TX41	A10
			IPFA_TX42	A10
			IPFA_TX43	A10
			IPFA_TX44	A10
			IPFA_TX45	A10
			IPFA_TX46	A10
			IPFA_TX47	A10
			IPFA_TX48	A10
			IPFA_TX49	A10
			IPFA_TX50	A10
			IPFA_TX51	A10
			IPFA_TX52	A10
			IPFA_TX53	A10
			IPFA_TX54	A10
			IPFA_TX55	A10
			IPFA_TX56	A10
			IPFA_TX57	A10
			IPFA_TX58	A10
			IPFA_TX59	A10
			IPFA_TX60	A10
			IPFA_TX61	A10
			IPFA_TX62	A10
			IPFA_TX63	A10
			IPFA_TX64	A10
			IPFA_TX65	A10
			IPFA_TX66	A10
			IPFA_TX67	A10
			IPFA_TX68	A10
			IPFA_TX69	A10
			IPFA_TX70	A10
			IPFA_TX71	A10
			IPFA_TX72	A10
			IPFA_TX73	A10
			IPFA_TX74	A10
			IPFA_TX75	A10
			IPFA_TX76	A10
			IPFA_TX77	A10
			IPFA_TX78	A10
			IPFA_TX79	A10
			IPFA_TX80	A10
			IPFA_TX81	A10
			IPFA_TX82	A10
			IPFA_TX83	A10
			IPFA_TX84	A10







Should be placed near GFX

Should be placed near GFX

HARMONY 27MHz
I2P 30PPM
HX330G

Follow HW same as LA44

I2CA=>CRT, I2CC=>LVDS.







TABLE
VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsug 64Mx16 0011
	72.52G63.00U 72.52G63.00U	72.42164.C0U 72.42164.D0U	72.51G63.C0U	72.41164.H0U
ROM_SI	34.8Kohm	45.3Kohm	15Kohm	20Kohm
PD R8627	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL



LOGIC

TABLE
NVIDIA


	N12P-GE DEV ID: 0xDF5	N12P-GV DEV ID: TBD	N12P-GV1 DEV ID: 0xDF7	N11P-GS DEV ID: 0xDF0	N12M-GE DEV ID: 0xA7A	N11M-GE2 DEV ID: 0xA70
STRAP2	PD R8635 30Kohm 64.30025.6DL	TBD	PD R8635 45Kohm 64.45325.6DL	PD R8635 5Kohm 64.51015.6DL	PU R8634 15Kohm 64.15025.6DL	PD R8635 5Kohm 64.51015.6DL

LOGIC

	N12P-GE	N12P-GV	N12P-GV1	N12P-GE	N12P-GE
STRAP2	PD R8635	PD R8635	PD R8635	PD R8635	PD R8635
STRAP2	PD R8635	PD R8635	PD R8635	PD R8635	PD R8635

VGA_CORE







IDEV_VGA_S0




OPS

10k

CLOSE TO THE MEMORY




VIDEO FRAME BUFFER PORT A	
Wistron Corporation 23F, 8F, 5th Fl., 1/Floor TAI HUA TEL. HEADQUARTERS, Tajung Mawar ZD5, Tampar, 61000	
VRAM CHANNEL-A	
Rev	1
Rev	1
Copyright © 2011 Wistron Corporation. All Rights Reserved.	



VIDEO FRAME BUFFER PORT C

```
DCBATOUT      PWR_DCBATOUT_VGA_CORE
```




Design Current = 32A
45<OCP<50A


101 0000

	N12P-08	N12P-0V1	N12P-0V	N12P-08
P0(Cold)	0.998V	0.946V	1.048V	
P0(Hot)	0.971V	0.915V	1.011V	
P8/P12	0.86V	0.833V	0.86V	
Boot Voltage	0.971V	0.915V	0.86V	
FR9209	270K(64.27035_GDL)	240K(64.24035_GDL)	200K(64.20035_GDL)	
FR9210	68K(64.68025_GDL)	90.9K(64.90925_GDL)	68K(64.68025_GDL)	
FR9213	68K(64.68025_GDL)	90.9K(64.90925_GDL)	49.5K(64.49525_GDL)	


+3VS to 3.3V_DELAY Transfer



+3VS to 1.8V Transfer



1D5V_VGA_S0



(Blanking)

(Blanking)

BOM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia,

Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

Document Number

Rev


A3

LZ57

-1

Date: Tuesday, March 29, 2011

Sheet 95 of 102




BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
TOUCH PANEL	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	96 of 102
Rev	-1


CPU Plate





VGA Std-Off



Structure boss




MiniPCI Std-Off




POWER TESTING POINT--TOP





POWER TESTING POINT--Bottom



Check test point



Test Point放在Dimm Door打開可量測處



BOM


緯創資通		Wistron Corporation	
21F, 80, Sec.1, Hsin Ta Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		21F, 80, Sec.1, Hsin Ta Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title UNUSED PARTS/EMI Capacitors	Size A3	Document Number LZ57	Rev -1
Date Tuesday, March 28, 2011	Sheet 67	of 102	


(Blanking)

BOM


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Change History	
Size A4	Document Number LZ57
Date: Tuesday, March 29, 2011	Rev -1
Sheet 98 of 102	

red word: KBC GPIC







PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



BOM