


Jan 15 '08



LS20 Block Diagram

LS20-SB_0115

PCB Layer Stackup

- L1: Signal 1
- L2: VCC
- L3: Signal 2
- L4: Signal 3
- L5: GND
- L6: Signal 4

System DC/DC ISL62392

INPUTS	OUTPUTS
DCBATOUT_62392	5V_S5 3D3V_S5

Battery Charger/Selector BQ24705

DCBATOUT	BT+
----------	-----

CPU DC/DC ISL6261A

DCBATOUT_6261A	VCC_CORE
----------------	----------

SYSTEM DC / DC NX2139A

DCBATOUT_2139A	1D8V_S3
----------------	---------

SYSTEM DC / DC TPS51117

DCBATOUT_51117_1D05V	1D05V_S0
----------------------	----------

SYSTEM DC / DC NX2139A

DCBATOUT_2139A	1D5V_S0
----------------	---------

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size

A3 Document Number

LS20


Rev

SB


Date: Thursday, January 15, 2009

Sheet 1 of 41


CPU_CORE ISL 6261A




ISL62392 5V/3D3V




Charger BQ24705




Adapter




2D5V_S0




DDR_0D9V



NX2139A for 1D8V and 1D5V.



TPS51117 for 1D05V .



On Board DDR2_ID[2..0]

KBC GPIIn	47	31	23		
DDR2_IDn	2	1	0	Vendor Part No.	Size
HYNIX	0	0	0	H5PS1G83EFR-Y5C	1G
NANYA	0	0	1	NT5TU128M8DE-3C	1G
MICRON	0	1	0	MT47H128M8HQ-3:G	1G
	0	1	1		
	1	0	0		

PLANAR_ID[2..0]

KBC GPIIn		96	95	94	Planar ID Version	Planar PCB Version
PLANAR_IDn		2	1	0		
		0	0	0	LS20 Intel-SA	SA
		0	0	1	LS20 Intel-SB	SB
		0	1	0		SC
		0	1	1		-1
		1	0	0		

7,35 VCC_CORE    VCC_CORE

4,8,12,13,18,19,20,21,22,23,24,25,27,28,30,31,32,33,35,36,37,38,40,41 3D3V_S0    3D3V_S0

4 3D3V_S0_CK505    3D3V_S0_CK505

4 1D5V_S0_CLKIO    1D5V_S0_CLKIO

11,13,16,18,37,38,40 1D8V_S3    1D8V_S3




11,16,18,38 DDR2_VREF_S3    DDR2_VREF_S3

4,7,12,13,19,22,31,32,37,41 1D5V_S0    1D5V_S0


4,5,6,7,9,10,13,14,20,22,38,40 1D05V_S0    1D05V_S0




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reference		
Size A4	Document Number LS20	Rev SB
Date: Thursday, January 15, 2009		Sheet 3 of 41



27_SEL	PIN 20	PIN 21	PIN 24	PIN 25
0	DOT96	DOT96#	SRC1	SRC1#
1	SRC0	SRC0	27M_NSS	27M_SS






SB011009
Change R256 R253 R254 R251 to RN88
SB011309
Swap RN88 pin6 and pin7


<Variant Name>

Change R265 R263 to RN89




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<i>Diamondville CPU(2/3)</i>			
Size A3	Document Number		Rev
	LS20		SB
Date:	Thursday, January 15, 2009	Sheet 6 of	41



SB 010609
Change FAN1 from 20.F0714.003
to 20.F1267.003

TRIP_SET Pin Voltage
V_DEGREE
=(((Degree-75)/21)



(*1) TCK SIGNAL IS BRANCHED AT CPU's PIN

(*2) CPURST# SIGNAL IS BRANCHED AT GMCH's PIN

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP port

Size
A4

Document Number



LS20


Rev
SB

Date: Thursday, January 15, 2009

Sheet 9 of



41








<Variant Name>

緯創資通			Wistron Corporation		
21F, 88, Sec.1., Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CALISTOGA(5/6):PWR					
Size	Document Number				Rev
Custom	LS20				SB
Date: Thursday, January 15, 2009			Sheet 14 of 41		

































On-board DDR2 Memory



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 305, R.O.C.

DDR2 On Board -B(Bank0)

Size: Custom Document Number: LS20
 Date: Thursday, January 15, 2009 Sheet: 16 of 41




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
DDR-2 On Board(Resistors)

Size A3	Document Number LS20	Rev SB
Date: Thursday, January 15, 2009 Sheet 17 of 41		


PLACE 1 CAP FOR EVERY 2 BITS TERMINATION TO DDR2_VREF_S






SB 011009
Change R91 R92 to RN95
SB 011309
SWAP RN95 pin1 and pin2

Default: H

	GNT5#	GNT4#
LPC	H	H
PCI	H	L
SPI	L	H



AC coupling caps need to be within 250 mils of the driver.




SB011009
Change R128 from ASM to DY


- USB0 --> External USB1
- USB1 --> Card Reader
- USB2 --> External USB2
- USB3 --> Bluetooth
- USB4 --> External USB3
- USB5 --> Mini-PCIE (WWAN)
- USB6 --> Camera
- USB7 --> NEW Card

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ICH7-M(1/4):PCI/PCIE/DMI/USB/SPI		
Size A3	Document Number LS20	Rev SB
Date: Thursday, January 15, 2009	Sheet 19	of 41







Internal KeyBoard Connector




SATA HD Connector



SPI



TouchPad Connector



SB 010609
Change TPAD1 from 20.K0315.012
to 20.K0411.012
Restore TPAD1 to 20.K0315.012



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



HDD /KeyBoard / FWH / TouchPad			
Size	Document Number	Rev	
A3	LS20	SB	
Date:	Thursday, January 15, 2009	Sheet	23 of 41

CRT I/F & CONNECTOR




SB 010609
Change CRT1 from 20.20431.015
to 20.20401.015
SB 011409
ADD F3

Hsync & Vsync level shift




To test pad	
41	CRT_R
41	CRT_G
41	CRT_B
41	JVGA_HS
41	JVGA_VS
41	DDC_DATA_CON
41	DDC_CLK_CON


<Core Design>




LCD Connector




CAMERA



CAMERA POWER



Bluetooth Power



Pin#	Pin Name
1	GND
2	LED
3	WLAN_ACT
4	BT_PRI
5	USB D-
6	USB D+
7	GND
8	3.3V

SB 010809
Swap the BT1 pin define

<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN/ Camera / BT**


Size: Custom Document Number: **LS20** Rev: **SB**



Date: Thursday, January 15, 2009 Sheet 25 of 41

USB x 3 Connector




<Variant Name>				
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
		USB connector		Rev
Size	Document Number	LS20		SB
Custom				
Date:	Thursday, January 15, 2009	Sheet	26 of	41







Volume Down Button




Mute Button




USER Button



Volume Up Button



Power Button Board




SB 010609

Change CN4 from 20.K0315.012 to 20.K0411.012


011009

Restore CN4 to 20.K0315.012


<Variant Name>







SB 010609
Change CARD1 from 20.I0043.001
to 20.I0043.011



NEWCARD Connector






SB 010509
change X3 from 82.30001.841 to 82.30001.661
C215 C225 from 15p to 7p





Planar ID	[2, 1, 0]
SA:	0, 0, 0
SB:	0, 0, 1
SC:	0, 1, 0
-1:	0, 1, 1

CHIP_ID	GPI[97]
VIA	0
Intel	1


KBC GPIn	47	31	23		
DDR2_IDin	2	1	0	Vendor Part No.	Size
	0	0	0	HY5PSIG1631CFR-Y5	1G
	0	0	1	NT5TU128MBDE-ACI	1G
	0	1	0	MT47H128MBHQ-3-G	1G



SB011009
Change RN52 RN53 to RN86



Adaptor in to generate DCBATOUT



SB 011009
Change DC1 from 22.10037.681
to 22.10037.F81


SB 011209
Change C248 C249 to DY

SB 011209
Change EC2 EC3 to 100p
Change EC1 EC2 EC3 EC4 from DY to ASM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size A4	Document Number LS20	Rev SB
Date: Thursday, January 15, 2009		
Sheet 34 of 41		



$V_{out} = 0.6 * (1 + R1/R2)$


緯創資通

Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ISL62392 5V/3D3V		
Size	Custom	Document Number	LS20		
Date:	Thursday, January 15, 2009		Sheet	36	of 41
			Rev	SB	




CHARGER



Run Power



For RF team



SB 010509
change K4 K5 K6 K7 to 34.45T31.001
Remove K1 K2 K3

(34.4CK03.001) H56,H57,H58
(34.4CK01.001) H1
(34.4CK02.001) H2
(34.4CK05.001) H21
(34.4CK04.001) H20

SB 010509
Change H2 from 34.4CK02.001
to ZZ.0HOLE.XXX
Change H21 from 34.4CK05.001
to ZZ.0HOLE.XXX

SB 011209
ADD K8 to GND for EMC
DY K4 K5 K6 K7 K8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

