



Model	REV 1B	CHANGE LIST							MODEL		
										FROM	To
MB		A (ET1 to ET2) stage :REV:C							1		1C
		1.11/12 P8---add R566,R567 for DMI CLK FUNCTION							2		1C
		2.11/12 P8---add R176,DEL R174 for CLK frequency							3		1C
		3.11/22 P7---add R416,DEL R46 for CFG STRAP							4		1C
		4.11/23 P13---change KBSMI# PIN (GPIO9)							5		1C
		5.11/22 P14---add R181,R187 for PCH_TRST_N pin,del R464							6		1C
		6.11/23 P14---modify SMBUS function							7		1C
		7.11/24 P15---change display port pin net							8		1C
		8.11/12 P15---del PCH DMI CLK							9		1C
		9.11/12 P16---change PCH GPIO pin(del R244,R581,add R211)							10		1C
		10.11/23 P17---del R452, add R455 for disable AT-D function)							11		1C
		11.11/23 P17---change BIOS from +P3V3_S5 to +VCC3_ME							12		1C
		12.11/25 P17---change ME power from +P3V3_S5 to +P3V3_ALWAYS							13		1C
		13.11/23 P21---modify EDID switch function							14		1C
		14.11/23 P21---add 3 X 1 pin header for EDID							15		1C
		15.11/23 P22---change TPM IC from WPC2T210 to ST19NP18							16		1C
		16.11/24 P23---add F5,DEL F4 (change webcam power)							17		1C
		17.11/24 P25---change U14 (footprint error)							18		1C
		18.11/22 P25---add J4(DDO POWER)							19		1C
		19.11/24 P26---change Right board.back board connector							20		1C
		20.11/22 P27--del D14,D14,R346.(power sequence issue)							21		1C
		21.11/22 P27---change PS2 power from +P5V_S5 to +P5V_always							22		1C
		22.11/22 P27---add MMB board power							23		1C
		23.11/24 P27---modify EC SMBUS issue							24		1C
		24.11/12 P28---DEL PQ19,PQ56,PQ56(power on issue)							25		1C
		25.11/23 P31---change PQ40,PQ35(for control +PSV_USB_S3,+PSV_DDR_S3 power)							26		1C
		26.11/22 P33---add main control +VCC1_8 PCH_S0							27		1C
		27.11/22 P35---add main control +CPU_VTT_S0							28		1C
									29		1C
									30		1C
		B (ET2 to SDV) stage :REV:D							31		1C
		1.12/10 P7---add Co-lay Thermal IC.							32		1C
		2.12/10 P14---change R247,R524,R1138,R540,R522 to 0 ohm for audio function							33		1C
		3.12/10 P14---add Q70,Q71 2n7002,N/A RS89,R590 for SMBUS							34		1C
		4.12/10 P15---add C392,C393 0.1uF(modify DDPC_AUX)							35		1C
		5.12/10 P15---DEL R146,R150(N/A DPCLK_PCH,no output clock.)							36		1C
		6.12/10 P21---N/A D3(del VGA IN power)							37		1C
		7.12/10 P21---Add signal 2270_FUN6,7# and pull hi V33P_VGAIN for OSD function									
		8.12/10 P23---Add common choke at Web CAM module									
		9.12/10 P23---R9,R10 change to 220ohm for webcam EMI									
		10.12/10 P23---modify BT enable power +P5V_S0									
		11.12/11 P24---remove CBP/CBN AGND									
		12.12/10 P24---remove Cap,add R20,R21,R22,R25 at speaker.									
		13.12/10 P24---add I3.2,I3.3 Bead(add power bead for audio percision)									
		14.12/10 P24---Change PVDD1/PVSS/PVDD2 from DGND to AGND									
		15.12/10 P26---modify right io board connect pin7 and pin8 to GND									
		16.12/10 P27---Change EC and Scalar GPIO define									
		17.12/10 P27---change Power rail from P5V_S0 to P5V_always for PIR issue									
		18.12/11 P28---add PC277,PC278,PC276 for modify signal sequence.									
		19.12/11 P28---change Q39,Q40 to BA001440013									
		20.12/11 P31---modify PQ12,PQ36,Q15,Q16,Q26,Q68 for sometime can't boot issue									
		21.12/11 P31---PR112,PR114 Chane power rail from P5V_S0 to P5V_always for S3 issue									
		22.12/11 P30---Add PC275_PC68 220uF/9m Ohm change to 330uF/6m Ohm for VTT transient									
		23.12/11 P34---Add PC274 for VAXG Vin									
		24.12/11 P33---add PC271 for +PIPO5V_ME Vout ripple									
		25.12/11 P31---mount PC4,PC7 for +P5V_S0 and +P3V3_S0 input Voltage									
		26.12/11 P30---mount PC49 for +DDR1V5_S3 input Voltage									
		27.12/10 P31---change PQ43(NTMS4800N),PQ44(NTMS4873) to NTMFS4921NT1G for +P5V_S0 Iout current									
		C:REV:E									
		1.12/23 P14-del R116,R535;add R118,R514 for CMOS function									
		2.12/23 P21-U8 pin 7 pull gnd									
		3.12/23 P21-U6 pin 61 change 2270_fun4#-for OSD function									
		4.12/23 P21-U6 pin 56 change PWM3 -for OSD function									
		5.12/23 P26---Change Right IO CONN pin8 from GND to +P3V3_S0, pin7 from GND to NC									
		6.12/23 P21---add SW_CRT1 function-for vga monitor									
		7.12/29 P21---Change R615 from 100K 6 to 1K 6									
		8.12/28 P26---Change CN37 Pin2 from VGA_5V To +VCC1_8_PCH_S0									
		9.12/28 P27--- U16 pin 97 change S3_N-for S3 issue									
		PROJECT MODEL :									
		APPROVED BY: Alan Chuang #15569									
		DATE:									
		PART NUMBER:									
		DRAWING BY:									
		REVISION: IC SHEET 1 OF 1									

Block Diagram :




Schematic Page Description :


01-CHANGE LIST	21-SCALAR RTD 2280
02-Block Diagram	22-MINI CARD / TPM
03-Page Description	23-WEBCAM/TOUCH
04-Power Map	24-AUDIO CODEC ALC269
05-Power Sequence	25-SATA/Asset ID
06-CK505_B CLOCK GENERATOR	26-Daughter Board
07-MCP-CLK,CTRL,MISC/THERNAL	27-EC-ITE8512N/FAN CN
08-MCP - PCIE, DMI	28-PSU/+P5V_S5/P3V3_S5
09-MCP - DDR3 CHANNEL A.B	29-CPU_CORE (NCP5395T)
10-MCP - VCCP CONNECTIONS	30-DDR3/VTT1.5V(TPS51116REGR)
11-MCP - MISC VCC & GND	31-P3V3/P5V PC/+P5V_USBS3/DDRS3
12-DDR3-CHA.B-DIMM1A.1B	32-P3V3/P5V MONITOR
13-PCH-DMI, PCI-E, USB.PCI	33-P1V8/P1V05/P1V05_ME/P1V5
14-PCH-PM, GPIO, SMB, RTC, HDA	34-VAXG (NCP5380A)
15-PCH-DISPLAY , FDILINK.CLOCK	35-CPU_VTT(NCP1589A)
16-PCH-SATA	36-SCREW HOLD, M/E
17-PCH-NV RAM (ONFI)/N FLASH	37-GPIO List
18-PCH-POWER	
19-PCH-GND	
20-LCDPANEL /Inverter	




power on Sequence



SLP_M#, M3 ON





VGA_IN




Voltage Rails

Power	Voltage	S0-S2	S3	S4	S5	Cti Signal
+P5V_ALWAYS	5V	V	V	V	V	
+P3V3_ALWAYS	3.3V	V	V	V	V	
+P5V_S5	5V	V	V	V	V	S5_PWRON
+P3V3_S5	3.3V	V	V			S5_PWRON
+VCC3_ME	3V	V	V			ME G
+P1P05V_ME	1.05V	V	V			ICH_SLP_M
P5V_DDR_S3	5V	V				BUS0/MAINON
+DDR1V5_S3	1.5V	V				BUS0/MAINON
+P12V_S0	12V	V				MAINON
+P5V_S0	5V	V				MAINON
+P3V3_S0	3.3V	V				MAINON
+VCC1_8_PCH_S0	1.8V	V				MAINON
P15V	1.5V	V				MAINON
+P1V05_PCH_S0	1.05V	V				MAINON
CPU_VTT_S0+	1.1V	V				MAINON
V_AXG_S0	1.1	V				CPU_VTT_S0+
VCORE_S0	1.1	V				H_VTTPWRGD
+P12V_monitor	12V	V				EC_Panel_ON
+P5V_monitor	5V	V				EC_Panel_ON
+P3V_monitor	3V	V				EC_Panel_ON






CPU / Ambient / PSU THERMAL SENSOR





DESIGN NOTE: ENG FEATURE: CFG STRAPS






CAD NOTE:
PLACE TDO TERMINATION NEAR XDP CONNECTOR
PLACE TCK/TDI/TMS END TERMINATION NEAR CPU


CFG	H	L	Notes
0			
1	RSVD		H:1x16, L:2x8
2	RSVD		
3	NORM	RSVD	LANE REVERSAL
4	DISABLE	ENABLE	DP PRESENCE
5	RSVD		
6	RSVD		














CN CPU SOCKET SMD LGA1156



CN CPU SOCKET SMD LGA1156




CN CPU SOCKET SMD LGA1156







CN CPU SOCKET SMD LGA1156




DDR3 CHANNEL A DIMM 0




DDR3 CHANNEL B DIMM 0









SPI LATCH




ME POWER & 1.05ME_EN





RTC





SYSTEM RESET



Crystal 32.768KHz








Default Hi , drive Lo to disable AT-D function.



Note: For NV_ALE, Intel Anti-Theft Technology is enabled when sampled high . pulling the signal low disable Intel Anti-Theft Technology

Note: NV_CLE signal should not be pulled low during the time the strap is sampled

SPI debug header



64Mbit (8M Byte), BIOS SPI





Quanta Computer Inc.

PROJECT : QU8



Size	Document Number	Rev D
	PCH-NV RAM (ONFI)/FLASH	

Date: Wednesday, February 03, 2010 Sheet 17 of 37






IC Intel PCH Ibex Peak BGA951



TP22_NCTF_AY1
TP22_NCTF_A3
TP22_NCTF_BA41
TP22_NCTF_A41


TP21





Quanta Computer Inc.

PROJECT : QU8


Size	Document Number	Rev
	PCH-GND	D
Date:	Tuesday, February 02, 2010	Sheet 19 of 37




LCD POWER SWITCH




BACKLIGHT CONTROL



Mini Card (WLAN)



TPM




TPM DISABLE

**Quanta Computer Inc.**

PROJECT : QU8


Size	Document Number MINI CARD / TPM	Rev D
Date:	Wednesday, February 24, 2010	Sheet 22 of 37

WEBCAM




WEB CAM MODULE


FOR EMI




Touch Panel



USBVCC8 : 40 mil




Bluetooth



USBVCC10 : 40 mil

default EC output Low; If user select BT function disable in BIOS, need keep BT_Disable signal High.


Wireless KB/MS




Quanta Computer Inc.

PROJECT : QU8


HDD



ODD




Asset ID




2010/01/02 modify

HDD POWER



ODD POWER



DEL SSD SATA




Quanta Computer Inc.

PROJECT : QU8



New Card Board

2/23/2010
Del +VCC1_8_PCH_S0





12/28/2009
Change CONN pin8 from GND to +P3V3_S0,
pin7 from GND to NC

Right IO Board 2 X15



*88502-2401-24P-L




27 MY[7..0]
27 MY[15..0]




Quanta Computer Inc.
PROJECT : QU8

Size	Document Number	Rev
	27-Daughter Board	D

Date: Tuesday, February 23, 2010 Sheet 26 of 37




ATX PSU CONN




+0.75V_DDR_VTT
TDC : 1A


Place these CAPs
close to FETs

1.5VSUS
Fs=400K
TDC :8.4A(I_{max})
OCP : 11.6A







+P1V05_PCH




MINI CARD POWER




+P1P05V_ME



VTT1.1V





Quanta Computer Inc.

PROJECT : QU8

Size	Document Number	Rev
	SCREW HOLD, M/E	D
Date: Tuesday, February 23, 2010	Sheet	36 of 37

NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
PCH_GPIO0	GPIO0	I		INITIAL : HIGH / ACTIVE : LOW
CPU1_FAN_TACH	GPIO1	B	CPU FAN	
PCI_FIRQ#	GPIO2	I	pull up 8.2K to +VDD_30	
PCI__FIRQ#	GPIO3	I	pull up 8.2K to +VDD_30	
PCI_FIRQG#	GPIO4	O	pull up 8.2K to +VDD_30	
PCI_FIRQH#	GPIO5	O	pull up 8.2K to +VDD_30	
PSU_FAN_TACH	GPIO6	I	PSU FAN	
WP#	GPIO7	O	SEC ROM write protect	
PCH_GPIO8	GPIO8	O		
USBOC1011_N	GPIO9	O	USB Over current	
USBOC1213_N	GPIO10	O	USB Over current	
PCH_SMBALERT_N	GPIO11	I	pull up 2.2K to +VDD_35	
LAN_DIS_N	GPIO12	O	0 = GPIO12 default is General Purpose (GP) output 1 = GPIO12 is used to receive wake up LAN000000	
SCI#	GPIO13	O	IC TO PCN Interrupts for power management events.	
USBOC1415_N	GPIO14	O	USB Over current	
TLS	GPIO15	O	Confidentiality Higher Privilege (EL2) higher state with no confidentiality High -EL2 higher state with confidentiality	
GPIO16	GPIO16	I	pull up 10K to +VDD_35	
CPU_FAN_TACH	GPIO17	I	CPU Fan Tachometer Input	
WLSW	GPIO18	I	WLAN(WLAN_FIC18) SW	
VGA_PRESENT	GPIO19	I	Serial ATA 1 General Purpose	
CLKREQ_N	GPIO20	I	New card to PCN	
CARD_PRESENT	GPIO21	I	Serial ATA 0 General Purpose	
TOUCH_PRESENT	GPIO22	I	pull up 10K to +VDD	
TP_PCH_GPIO23	GPIO23	I		
SPI_WP_N	GPIO24	O		
SWI#	GPIO25	O	pull up 8.2K to +VDD_35	
SPI_WP_SMI	GPIO26	O	pull up 8.2K to +VDD_35	
PCH_GPIO27	GPIO27	I	enable/disable PLL VR	
PCH_GPIO28	GPIO28	I	GPIO28 is multiplexed with SPI_SCK functionality, which may be utilized only for SPI0 configuration	
SLP_LAN_N	GPIO29		When SLP_LAN is deactivated it indicates that the Networked HW device must be powered. (pull up 8.2K to +VDD_35, 0V)	
SUS_PWR_ACK	GPIO30		pull up 100K to +VDD_35	
PCH_BLOCK_RESET_N	GPIO31		pull up 8.2K to +VDD_35	
newcard_PRESENT	GPIO32		Test point	
PCH_GPIO33	GPIO33		connect to CN2 (Reserved)	
STP_PCI_N	GPIO34		pull up 8.2K to +VDD_30	
SATACLKREQ_N	GPIO35		pull up 8.2K to +VDD_35	

NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
LIGHT_PRESENT	GPIO36	I	Serial ATA 2 General Purpose	
FIR_PRESENT	GPIO37	B	Serial ATA 3 General Purpose	
WEBCAM_PRESENT	GPIO38	I	Webcam detect	
BT_PRESENT	GPIO39	I	Bluetooth detect	
USBOC23_N	GPIO40	O	USB Over current	
USBOC4_N	GPIO41	O	USB Over current	
USBOC6_N	GPIO42	I	USB Over current	
USBOCS9_N	GPIO43	O	USB Over current	
LAN_CLK_REQ	GPIO44	O	Clock Request Signal for PCI Express. PCN to Bank 10	
PCH_GPIO45	GPIO45	O	connect to CN13 (Clear ONG or normal)	
PD_SRC7CLKRQ_N	GPIO46	O	pull up 8.2K to +VDD_35	
PD_FEG_A_CLKRQ_N	GPIO47	I	Clock Request Signal for PS0 SLOTS	
KM_PRESENT	GPIO48	O	Wireless PAN detect	
KBSMI#	GPIO49	O	IC to PCN	
PCI_REQ1#	GPIO50	O	pull up 8.20K to +VDD_30	
PCI32_GNT_N1	GPIO51	O		
PCI_REQ2#	GPIO52	I	pull up 8.20K to +VDD_30	
ESI_STRAP	GPIO53	I		
PCI_REQ3#	GPIO54	I	pull up 8.20K to +VDD_30	
PCI32_GNT_N3	GPIO55	I		
TPM_DISABLE	GPIO56	I	pull up 8.2K to +VDD_35	
PCH_GPIO57	GPIO57	I	pull low 10K to GND	
SMB_LINK1_CLK	GPIO58	I	SMbus_CLK (F0174)	
USBOC01_N	GPIO59	I	USB Over current	
SMB_ALERT#	GPIO60	O	pull up 10K to +VDD_35	
SUS_STAT_N	GPIO61	O	pull up 8.2K to +VDD_35 (Hi)	
SUSCLK	GPIO62	O	pull up 8.2K to +VDD_30ns	
FM_SLP5_N	GPIO63	I	Test point (F0176)	
PCH_AD10	GPIO64	I		
PCH_AK1	GPIO65			
PCH_AB6	GPIO66			
PCH_AL3	GPIO67			
GPIO72	GPIO72		pull up 8.2K to +VDD_35	
PCH_GPIO73	GPIO73		pull up 10K to +VDD_30	
PCH_AY32	GPIO74		pull up 10K to +VDD_35	
SMB_LINK1_DAT	GPIO75		SMbus_DATA (F0172)	