
















+VCCP Decoupling Capacitor (Place near CPU)



5						4						3						2						1					
D																								D					
C																								C					
B																								B					
A																								A					

+3VS ○ +3VS 3,8,11,14,15,20,22,23,24,25,29,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92
+1.8V ○ +1.8V 8,9,11,13,83,91
M_VREF_MCH ○ M_VREF_MCH 8,9,11

SMBus Slave Address:A0H

temp_5886_t101
(12G025M22000LV with 12G025C2200WLV
co-layer symbol)

9.12 M_A_A[0..14]

M_A_DQ[0..63] 12

SMBus Slave Address: A0H

Place near SO-DIMM_0

Layout Note: Place these caps near SO DIMM 0

Layout Note: Place these caps near SO DIMM 0


VREF -> 10/10 mils

SO-DIMM 0 is placed nearer the
GMCH than SO-DIMM 1

Layout Note: Place these Caps near SO DIMM 0

PLACE NEAR SO-DIMM_0 / SO-DIMM_1


+3VS 3,7,11,14,15,20,22,23,24,25,29,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92
+1.8V 7,9,11,13,83,91
M_VREF_MCH M_VREF_MCH 7,9,11



SMBus Slave Address:A4H


Place near SO-DIMM_1

Layout Note: Place these Caps near SO DIMM 1




Layout Note: Place these Caps near SO DIMM 1

VREF -> 10/10 mils




+5V 44,56,57,91
+1.8V 7,8,11,13,83,91
M_VREF_MCH M_VREF_MCH 7,8,11
+0.9VS 83





M_A_A[0..13] 7,12
M_A_BS[0..2] 7,12
M_A_CAS# 7,12
M_A_RAS# 7,12
M_A_WE# 7,12




M_B_A[0..13] 8,12
M_B_BS[0..2] 8,12
M_B_CAS# 8,12
M_B_RAS# 8,12
M_B_WE# 8,12

M_CS#[0..3] 7,8,11
M_ODT[0..3] 7,8,11
M_CKE[0..3] 7,8,11



Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS






CAP 0.1u within 100 mils from GMCH

H_D#0	F2	H_D#_0
H_D#1	G8	H_D#_1
H_D#2	F8	H_D#_2
H_D#3	G2	H_D#_3
H_D#4	H6	H_D#_4
H_D#5	H2	H_D#_5
H_D#6	F6	H_D#_6
H_D#7	D4	H_D#_7
H_D#8	H3	H_D#_8
H_D#9	M9	H_D#_9
H_D#10	M11	H_D#_10
H_D#11	J1	H_D#_11
H_D#12	J2	H_D#_12
H_D#13	N12	H_D#_13
H_D#14	J6	H_D#_14
H_D#15	L2	H_D#_15
H_D#16	R2	H_D#_16
H_D#17	N9	H_D#_17
H_D#18	L6	H_D#_18
H_D#19	M5	H_D#_19
H_D#20	N2	H_D#_20
H_D#21	R1	H_D#_21
H_D#22	N5	H_D#_22
H_D#23	N6	H_D#_23
H_D#24	P13	H_D#_24
H_D#25	N8	H_D#_25
H_D#26	L7	H_D#_26
H_D#27	N10	H_D#_27
H_D#28	M3	H_D#_28
H_D#29	Y3	H_D#_29
H_D#30	AD14	H_D#_30
H_D#31	Y6	H_D#_31
H_D#32	Y10	H_D#_32
H_D#33	Y12	H_D#_33
H_D#34	Y14	H_D#_34
H_D#35	Y7	H_D#_35
H_D#36	W2	H_D#_36
H_D#37	AA8	H_D#_37
H_D#38	Y9	H_D#_38
H_D#39	AA13	H_D#_39
H_D#40	AA9	H_D#_40
H_D#41	AD11	H_D#_41
H_D#42	AD10	H_D#_42
H_D#43	AD13	H_D#_43
H_D#44	AE12	H_D#_44
H_D#45	AE9	H_D#_45
H_D#46	AA2	H_D#_46
H_D#47	AD8	H_D#_47
H_D#48	AA3	H_D#_48
H_D#49	AD3	H_D#_49
H_D#50	AD7	H_D#_50
H_D#51	AE14	H_D#_51
H_D#52	AE3	H_D#_52
H_D#53	AC1	H_D#_53
H_D#54	AE3	H_D#_54
H_D#55	AC3	H_D#_55
H_D#56	AE11	H_D#_56
H_D#57	AE8	H_D#_57
H_D#58	AG2	H_D#_58
H_D#59	AD6	H_D#_59
H_D#60		H_D#_60
H_D#61		H_D#_61
H_D#62		H_D#_62
H_D#63		H_D#_63

HOST

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	M16	H_A#7
H_A#_8	J13	H_A#8
H_A#_9	P16	H_A#9
H_A#_10	R16	H_A#10
H_A#_11	N17	H_A#11
H_A#_12	M13	H_A#12
H_A#_13	E17	H_A#13
H_A#_14	P17	H_A#14
H_A#_15	F17	H_A#15
H_A#_16	G20	H_A#16
H_A#_17	B19	H_A#17
H_A#_18	J16	H_A#18
H_A#_19	E20	H_A#19
H_A#_20	H16	H_A#20
H_A#_21	J20	H_A#21
H_A#_22	L17	H_A#22
H_A#_23	A17	H_A#23
H_A#_24	B17	H_A#24
H_A#_25	L16	H_A#25
H_A#_26	C21	H_A#26
H_A#_27	J17	H_A#27
H_A#_28	K17	H_A#28
H_A#_29	B20	H_A#29
H_A#_30	E21	H_A#30
H_A#_31	K21	H_A#31
H_A#_32	L20	H_A#32
H_A#_33		
H_A#_34		
H_A#_35		
H_ADSTB#_0	B16	H_ADSTB#0 3
H_ADSTB#_1	G17	H_ADSTB#1 3
H_BNR#	A9	H_BNR# 3
H_BPR#	E11	H_BPR# 3
H_BRO#	G12	H_BRO# 3
H_DEFER#	E9	H_DEFER# 3
H_DBSY#	B10	H_DBSY# 3
HPLL_CLK	AH7	CLK_MCH_BCLK# 29
HPLL_CLK#	AH6	CLK_MCH_BCLK# 29
H_DPWR#	J11	H_DPWR# 3
H_DRDY#	F9	H_DRDY# 3
H_HIT#	H9	H_HIT# 3
H_HITM#	E12	H_HITM# 3
H_LOCK#	H11	H_LOCK# 3
H_TRDY#	C9	H_TRDY# 3
H_DINV#_0	J8	H_DINV#0 3
H_DINV#_1	L3	H_DINV#1 3
H_DINV#_2	Y13	H_DINV#2 3
H_DINV#_3	Y1	H_DINV#3 3
H_DSTBN#_0	L10	H_DSTBN#0 3
H_DSTBN#_1	M7	H_DSTBN#1 3
H_DSTBN#_2	AA5	H_DSTBN#2 3
H_DSTBN#_3	AE6	H_DSTBN#3 3
H_DSTBP#_0	L9	H_DSTBP#0 3
H_DSTBP#_1	M8	H_DSTBP#1 3
H_DSTBP#_2	AA6	H_DSTBP#2 3
H_DSTBP#_3	AE5	H_DSTBP#3 3
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4
H_RS#_0	B6	H_RS#0 3
H_RS#_1	F12	H_RS#1 3
H_RS#_2	C8	H_RS#2 3





7 M_A_DQ[0:63]

M A D00 AJ38
M A D01 AJ41
M A D02 AN38
M A D03 AM38
M A D04 AJ36
M A D05 AJ40
M A D06 AM44
M A D07 AM42
M A D08 AN43
M A D09 AN44
M A D10 AU40
M A D11 AU38
M A D12 AN41
M A D13 AN39
M A D14 AU44
M A D15 AU42
M A D16 AV39
M A D17 AY44
M A D18 BA40
M A D19 BD43
M A D20 AV41
M A D21 AY43
M A D22 BA41
M A D23 BC40
M A D24 AY37
M A D25 BD38
M A D26 AV37
M A D27 AT36
M A D28 AY38
M A D29 BB38
M A D30 AV36
M A D31 AW36
M A D32 BD13
M A D33 AU11
M A D34 BC11
M A D35 BA12
M A D36 AU13
M A D37 AV13
M A D38 BD12
M A D39 BC12
M A D40 BB9
M A D41 BA9
M A D42 AU10
M A D43 AV9
M A D44 BA11
M A D45 BD9
M A D46 AY8
M A D47 BA6
M A D48 AV5
M A D49 AV7
M A D50 AT9
M A D51 AN8
M A D52 AU5
M A D53 AU6
M A D54 AT5
M A D55 AN10
M A D56 AM11
M A D57 AM5
M A D58 AJ9
M A D59 AJ8
M A D60 AN12
M A D61 AM13
M A D62 AJ11
M A D63 AJ12

U1001D

SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#

BD21 M A BS0 7,9
BG18 M A BS1 7,9
AT25 M A BS2 7,9

BB20 M A RAS# 7,9
BD20 M A CAS# 7,9
AY20 M A WE# 7,9

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

AM37 M A DM0
AT14 M A DM1
AY41 M A DM2
AU39 M A DM3
BB12 M A DM4
AY6 M A DM5
AT7 M A DM6
AJ5 M A DM7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

AJ44 M A DQS0
AT14 M A DQS1
BA43 M A DQS2
BC37 M A DQS3
AW12 M A DQS4
BC8 M A DQS5
AU8 M A DQS6
AM7 M A DQS7
AJ43 M A DQS#0
AT13 M A DQS#1
BA44 M A DQS#2
BD37 M A DQS#3
AY12 M A DQS#4
BD8 M A DQS#5
AU9 M A DQS#6
AM8 M A DQS#7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

BA21 M A A0
BC24 M A A1
BG24 M A A2
BH24 M A A3
BG25 M A A4
BA24 M A A5
BD24 M A A6
BG27 M A A7
BE25 M A A8
AW24 M A A9
BC21 M A A10
BG26 M A A11
BH26 M A A12
BH17 M A A13
AY25 M A A14

CANTIGA_CHIPSET

8 M_B_DQ[0:63]

M B D00 AK47
M B D01 AH46
M B D02 AP47
M B D03 AP46
M B D04 AJ46
M B D05 AJ48
M B D06 AM48
M B D07 AP48
M B D08 AU47
M B D09 AU46
M B D10 BA48
M B D11 AY48
M B D12 AT47
M B D13 AR47
M B D14 BA47
M B D15 BC47
M B D16 BC46
M B D17 BC44
M B D18 BG43
M B D19 BE43
M B D20 BE45
M B D21 BC41
M B D22 BE40
M B D23 BE41
M B D24 BG38
M B D25 BF38
M B D26 BH35
M B D27 BG35
M B D28 BH40
M B D29 BG39
M B D30 BG34
M B D31 BH34
M B D32 BH14
M B D33 BG12
M B D34 BH11
M B D35 BG8
M B D36 BH12
M B D37 BE11
M B D38 BF8
M B D39 BG7
M B D40 BC5
M B D41 BC6
M B D42 AY3
M B D43 AY1
M B D44 BF6
M B D45 BF5
M B D46 BA1
M B D47 BD3
M B D48 AV2
M B D49 AU3
M B D50 AR3
M B D51 AN2
M B D52 AY2
M B D53 AV1
M B D54 AP3
M B D55 AR1
M B D56 AL1
M B D57 AL2
M B D58 AJ1
M B D59 AH1
M B D60 AM2
M B D61 AM3
M B D62 AH3
M B D63 AJ3

U1001E

SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63

SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

BC16 M B BS0 8,9
BB17 M B BS1 8,9
BB33 M B BS2 8,9

AU17 M B RAS# 8,9
BG16 M B CAS# 8,9
BE14 M B WE# 8,9

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

AM47 M B DM0
AY47 M B DM1
BD40 M B DM2
BE35 M B DM3
BG11 M B DM4
BA3 M B DM5
AP1 M B DM6
AK2 M B DM7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7







AL47 M B DQS0
AV48 M B DQS1
BG41 M B DQS2
BG37 M B DQS3
BH9 M B DQS4
BB2 M B DQS5
AU1 M B DQS6
AN6 M B DQS7
AL46 M B DQS#0
AV47 M B DQS#1
BH41 M B DQS#2
BH37 M B DQS#3
BG9 M B DQS#4
BC2 M B DQS#5
AT2 M B DQS#6
AN5 M B DQS#7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14


AV17 M B A0
BA25 M B A1
BC25 M B A2
AU25 M B A3
AW25 M B A4
BB28 M B A5
AU28 M B A6
AW28 M B A7
AT33 M B A8
BD33 M B A9
BB16 M B A10
AW33 M B A11
AY33 M B A12
BH15 M B A13
AU33 M B A14


DDR SYSTEM MEMORY B

CANTIGA_CHIPSET



Route VCC_AGX_SENSE and
VSS_AGX_SENSE differentially.






CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality

CFG9 : PCIE GRAPHIC LANE
LOW = Reverse Lanes
HIGH = Normal Operation (Default)

CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)

CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port








		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30	Rev 1.0	
Date: Thursday, October 18, 2007		Sheet	16 of 94


		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30	Rev 1.0	
Date: Thursday, October 18, 2007		Sheet	18 of 94

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30	Rev 1.0	
Date: Thursday, October 18, 2007		Sheet	19 of 94










ICH9-M


ICH9M



NEWCARD, WLAN
CLOCK GEN
SO-DIMM0 , SO-DIMM1
NEWCARD, WLAN
CLOCK GEN
SO-DIMM0 , SO-DIMM1

EC


EC





Don't support iAMT
Remove ME-EC SMBus.

SB

EC



THERMAL IC
G781, G781-1



U2502-AT24C08A :
Stuff : R2506 ; U2502 ; R2507 ; R2508 ; R2509
Nostuff : R2505


U2503-AT88SC0808C :
Stuff : U2503
Nostuff : R2505 ; R2506 ; R2507 ; R2508 ; R2509

ASUS		Title : SPI ROM	
		Engineer: Peter Lo	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet 25 of 94	


	5	4	3	2	1
D					D
C					C
B					B
A					A

			Title :		
Engineer: <i>Peter Lo</i>					
Size	Project Name				Rev
A	Rocky30				1.0
Date: Thursday, October 18, 2007			Sheet 26 of 94		

5					4					3					2					1										
D																														
C																														
B																														
A																														
										ASUS® Title : Engineer: <i>Peter Lo</i> <table><tr><td>Size</td><td>Project Name</td><td>Rev</td></tr><tr><td>A</td><td>Rocky30</td><td>1.0</td></tr></table> Date: <i>Thursday, October 18, 2007</i>Sheet <i>28</i> of <i>94</i>															Size	Project Name	Rev	A	Rocky30	1.0
Size	Project Name	Rev																												
A	Rocky30	1.0																												
5					4					3					2					1										




C2917, C2918, C2919 near CLK Gen.



BCLK	FSB	FSLC	FSLB	FSLA
		BSEL2	BSEL1	BSEL0
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0

C2921, C2922, C2923, C2924, C2925, C2926, C2927, C2928, C2929, C2930 near CLK Gen.




CR#_A	0 = SRC 0	
	1 = SRC 2	SATA
CR#_B	0 = SRC 1	
	1 = SRC 4	MCH
CR#_C	0 = SRC 0	
	1 = SRC 2	
CR#_D	0 = SRC 1	
	1 = SRC 4	
CR#_E	SRC 6	WLAN
CR#_F	SRC 8	LAN
CR#_G	SRC 9	New Card
CR#_H	SRC 10	Robson

Latched Input Select


0 = SRC 8
1 = CPU_ITP CLK

Decide pin 46, 47



27_Select=0,
pin#13/14=DOT96;
pin#17/18=LCD_SST;


27_Select=1,
pin#13/14=SRC0;
pin#17/18=27MHz non-spread SE clock;





For GM/GL, need to PD for 96MHz output.
For PM, need to PU for 27MHz output.

For Switch

PWR SWITCH




LID SWITCH




close to connector

Note:
LID_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.

For Thermal Control Method




TOUCH PAD CONN




TP : Touch Pad
TP1: Track Point

TRACK POINT CONN





Keyboard Connector









Reserve for WWAN



IO BOARD








<Variant Name>

ASUS		Title : LAN-RJ45	
ASUSTeK COMPUTER INC		Engineer: Warren	
Size	Project Name	Rocky 30 IO Board	
Custom		Rev 1.1	
Date: Monday, February 04, 2008		Sheet 35 of 94	

PC BEEP




DePOP Circuit




JACK GND


Close to Codec Chip



SPEAKER AMP




EXT MICROPHONE






Reserved the external MIC bias(T filter).

SPEAKER CONNECTOR

















Block A









PLACE ESD Diodes near VGA port




LVDS CNT




Power Switch for LCD Power






Thermal Sensor


U5001 Close to CPU




U5003 Close to SB and DIMM (Remove after DV stage)




Q5003 Close to NB




For Plexi





ODD CON




SATA HDD CON








IO BOARD




SMALL BOARD





For Media Control Board




Wireless Switch






ASUS			Title : IO BOARD	
			Engineer: Peter Lo	
Size B	Project Name Rocky30			Rev 1.0
Date: Monday, February 04, 2008		Sheet 53 of 94		










Need change to 04G660001210LV
UPEK/TCS4CD


LED CONN




Power Button CONN












DC IN CONN





Without Battery & Pull out Adapter


Battery CONN




Blue Tooth




CPU



TOP 5CT236B236X236D91 PTH






CR236X236D91 PTH




BOT 5CT236B236X236D91 PTH




C236D91 PTH



For Fan Stand Off
C236B189D150 PTH (mirror)



For KB Stand Off
C236B189D150 PTH




For BT StandOff



TOOLING HOLE

For ICT




ASUS		Title MDC NUT & Hinksink NUT	
		Engineer: Peter Lo	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Tuesday, January 22, 2008		Sheet 65	of 94

	A		B		C		D		E
E									
D									
C									
B									
A									







Power On Sequence



Title :

Engineer: *Peter Lo*

Size
A

Project Name	Rocky30
--------------	----------------

Rev
1.0

Date: Thursday, October 18, 2007


Sheet 79 of 94

IMVP6 CPU VCORE REGULATOR


3.3V level logic level: DPRSLPVR, SHDN#

1.05V level logic: VID, PSI#, DPRSTP#


$P_{OUT} = (V_{CSN2} - V_{GND5}) \times (CSP1 - CNS1 + CSP2 - CNS2) / 16.67mV$




+5V / +3.3V POWER SUPPLY



+1.5VS / +VCCP POWER SUPPLY



+1.8V / +0.9VS POWER SUPPLY



<Variant Name>



5					4					3					2					1				
D																								
C																								
B																								
A																								

</



Title : POWER_SHUTDOWN#

<OrgName>


Engineer:

Size	Project Name	Rev
A4	Rocky30	1.0


Date: Saturday, January 26, 2008

Sheet 87 of 94

BATTERY CHARGER



POWER LIMIT




Icharger	LO_ICHG	PRECHG
0.149A	H/L	H
0.9636A	H	L
3.296A	L	L


5	4	3	2	1
D				
C				
B				
A				

		Title : TFT-LCD DRIVE	
<OrgName>		Engineer:	
Size A4	Project Name Rocky30		Rev 1.0
Date: Friday, January 11, 2008		Sheet	89 of 94


BATTERY IN DETECT




ADAPTER IN DETECT




SUSB#_PWR Load SW



SUSC#_PWR Load SW



Enable Signal



		Title : POWER_PROTECT	
<OrigName>		Engineer: Kevin Chang	
Size Custom	Project Name Rocky 30		Rev 1.0
Date: Monday, February 04, 2008	Sheet	92	of 94

