

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSPLVPR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN DOKK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0] [P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(Default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:{3->0,2->1,1->2and0->3} DMI x2 mode[MCH -> ICH]:{3->0,2->1}
CFG20	Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIe	0 = Only Digital Display Port 01 = Digital Display Port and iTPM are operating simultaneously via the PEG port 1 = iTPM is operational (Default)
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCI Routing

page 17

	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0




PCIE Routing

LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table


Pair	Device
0	Combo (ESATA/USB)
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1

SMBus



BOM1



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Reference
Size	Document Number
Date: Wednesday, December 26, 2007	Olympus
Sheet 2	of 53




Design Note:

1. All of Input pin didn't have internal pull up resistor.
2. Clock Request (CR) function are enable by registers.
3. CY28548 integrated serial resistor of differential clock, so put 0 ohm serial resistor in the schematic.

BOM1



BOM1



(*1) TCK SIGNAL IS BRANCHED AT CPU's PIN

(*2) CPURST# SIGNAL IS BRANCHED AT GMCH's PIN

Ref Des	For ITP-XDP
J1	NO_ASM-->ASM
C157	NO_ASM-->ASM
R140	NO_ASM-->1K 5% ASM
R144	ASM (No Change)
R136	ASM-->NO_ASM
R145	ASM (No Change)
R141	ASM-->54.9 1% ASM
R143	ASM-->54.9 1% ASM

BOM1



 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cantiga(1/7):HOST I/F			
Size A3	Document Number		Rev SB
Olympus			
Date:	Wednesday, December 26, 2007	Sheet	8 of 53

15 M_A_DQ[63..0] << >>

M_A_DQ0 A138 SA_DQ_0
M_A_DQ1 A141 SA_DQ_1
M_A_DQ2 AN38 SA_DQ_2
M_A_DQ3 AM38 SA_DQ_3
M_A_DQ4 A136 SA_DQ_4
M_A_DQ5 A140 SA_DQ_5
M_A_DQ6 AM44 SA_DQ_6
M_A_DQ7 AM42 SA_DQ_7
M_A_DQ8 AN43 SA_DQ_8
M_A_DQ9 AN44 SA_DQ_9
M_A_DQ10 AU40 SA_DQ_10
M_A_DQ11 AT38 SA_DQ_11
M_A_DQ12 AN11 SA_DQ_12
M_A_DQ13 AN39 SA_DQ_13
M_A_DQ14 AU44 SA_DQ_14
M_A_DQ15 AU42 SA_DQ_15
M_A_DQ16 AV39 SA_DQ_16
M_A_DQ17 AU44 SA_DQ_17
M_A_DQ18 BA40 SA_DQ_18
M_A_DQ19 BD43 SA_DQ_19
M_A_DQ20 AN41 SA_DQ_20
M_A_DQ21 AY43 SA_DQ_21
M_A_DQ22 BA41 SA_DQ_22
M_A_DQ23 BC40 SA_DQ_23
M_A_DQ24 AY37 SA_DQ_24
M_A_DQ25 BD38 SA_DQ_25
M_A_DQ26 AY27 SA_DQ_26
M_A_DQ27 AT36 SA_DQ_27
M_A_DQ28 AY38 SA_DQ_28
M_A_DQ29 BQ38 SA_DQ_29
M_A_DQ30 BQ38 SA_DQ_30
M_A_DQ31 AW36 SA_DQ_31
M_A_DQ32 BD13 SA_DQ_32
M_A_DQ33 AU11 SA_DQ_33
M_A_DQ34 BC11 SA_DQ_34
M_A_DQ35 BA12 SA_DQ_35
M_A_DQ36 AU13 SA_DQ_36
M_A_DQ37 AU12 SA_DQ_37
M_A_DQ38 AU12 SA_DQ_38
M_A_DQ39 BC12 SA_DQ_39
M_A_DQ40 BQ9 SA_DQ_40
M_A_DQ41 BA9 SA_DQ_41
M_A_DQ42 AU10 SA_DQ_42
M_A_DQ43 AV9 SA_DQ_43
M_A_DQ44 BA11 SA_DQ_44
M_A_DQ45 BD9 SA_DQ_45
M_A_DQ46 AV8 SA_DQ_46
M_A_DQ47 BA6 SA_DQ_47
M_A_DQ48 AV5 SA_DQ_48
M_A_DQ49 AV7 SA_DQ_49
M_A_DQ50 AT9 SA_DQ_50
M_A_DQ51 AN6 SA_DQ_51
M_A_DQ52 AU5 SA_DQ_52
M_A_DQ53 AU6 SA_DQ_53
M_A_DQ54 AT5 SA_DQ_54
M_A_DQ55 AN10 SA_DQ_55
M_A_DQ56 AN11 SA_DQ_56
M_A_DQ57 AN6 SA_DQ_57
M_A_DQ58 AN9 SA_DQ_58
M_A_DQ59 AN8 SA_DQ_59
M_A_DQ60 AN12 SA_DQ_60
M_A_DQ61 AN13 SA_DQ_61
M_A_DQ62 AU11 SA_DQ_62
M_A_DQ63 AU12 SA_DQ_63

US20

4 OF 16
SA_BS_0
SA_BS_1
SA_BS_2
SA_RAS#
SA_CAS#
SA_WE#

DDR SYSTEM MEMORY A

0 BD21 M_A_DQ0 >> M_A_BS0 15
1 BG18 M_A_DQ1 >> M_A_BS1 15
2 AT25 M_A_DQ2 >> M_A_BS2 15
3 BB20 M_A_DQ3 >> M_A_BS3 15
4 BD20 M_A_DQ4 >> M_A_CAS 15
5 AY20 M_A_DQ5 >> M_A_WE 15
6 AM37 M_A_DM0 >> M_A_DM[7..0] 15
7 AT41 M_A_DM1 >>
8 AY41 M_A_DM2 >>
9 AU39 M_A_DM3 >>
10 BB12 M_A_DM4 >>
11 AY6 M_A_DM5 >>
12 AT2 M_A_DM6 >>
13 AN5 M_A_DM7 >>
14 AJ44 M_A_DQS0 >> M_A_DQS[7..0] 15
15 AT44 M_A_DQS1 >>
16 BA43 M_A_DQS2 >>
17 BC37 M_A_DQS3 >>
18 AW12 M_A_DQS4 >>
19 BC8 M_A_DQS5 >>
20 AU8 M_A_DQS6 >>
21 AM7 M_A_DQS7 >> M_A_DQS[7..0] 15
22 AJ43 M_A_DQS0 >>
23 AT43 M_A_DQS1 >>
24 BA44 M_A_DQS2 >>
25 BD37 M_A_DQS3 >>
26 AY12 M_A_DQS4 >>
27 BD8 M_A_DQS5 >>
28 AU8 M_A_DQS6 >>
29 AM8 M_A_DQS7 >>
30 BA21 M_A_A0 >> M_A_A[14..0] 15
31 BC24 M_A_A1 >>
32 BG24 M_A_A2 >>
33 BH24 M_A_A3 >>
34 BG25 M_A_A4 >>
35 BA24 M_A_A5 >>
36 BC24 M_A_A6 >>
37 BG27 M_A_A7 >>
38 BF25 M_A_A8 >>
39 AW24 M_A_A9 >>
40 BC21 M_A_A10 >>
41 BG26 M_A_A11 >>
42 BH26 M_A_A12 >>
43 BH17 M_A_A13 >>
44 AY25 M_A_A14 >>

CANTIGA-GM-GP-U-NF



16 M_B_DQ[63..0] << >>

M_B_DQ0 AK47 SB_DQ_0
M_B_DQ1 AU46 SB_DQ_1
M_B_DQ2 AP47 SB_DQ_2
M_B_DQ3 AP46 SB_DQ_3
M_B_DQ4 AJ46 SB_DQ_4
M_B_DQ5 AJ48 SB_DQ_5
M_B_DQ6 AM48 SB_DQ_6
M_B_DQ7 AP48 SB_DQ_7
M_B_DQ8 AU47 SB_DQ_8
M_B_DQ9 AU48 SB_DQ_9
M_B_DQ10 BA48 SB_DQ_10
M_B_DQ11 AY48 SB_DQ_11
M_B_DQ12 AT47 SB_DQ_12
M_B_DQ13 AB47 SB_DQ_13
M_B_DQ14 BA47 SB_DQ_14
M_B_DQ15 BC47 SB_DQ_15
M_B_DQ16 BC46 SB_DQ_16
M_B_DQ17 BC44 SB_DQ_17
M_B_DQ18 BC43 SB_DQ_18
M_B_DQ19 BF43 SB_DQ_19
M_B_DQ20 BF45 SB_DQ_20
M_B_DQ21 BF40 SB_DQ_21
M_B_DQ22 BF41 SB_DQ_22
M_B_DQ23 BG38 SB_DQ_23
M_B_DQ24 BF38 SB_DQ_24
M_B_DQ25 BF38 SB_DQ_25
M_B_DQ26 BF35 SB_DQ_26
M_B_DQ27 BH40 SB_DQ_27
M_B_DQ28 BH40 SB_DQ_28
M_B_DQ29 BG34 SB_DQ_29
M_B_DQ30 BH34 SB_DQ_30
M_B_DQ31 BH34 SB_DQ_31
M_B_DQ32 BG12 SB_DQ_32
M_B_DQ33 BH11 SB_DQ_33
M_B_DQ34 BH11 SB_DQ_34
M_B_DQ35 BC8 SB_DQ_35
M_B_DQ36 BH12 SB_DQ_36
M_B_DQ37 BF11 SB_DQ_37
M_B_DQ38 BF9 SB_DQ_38
M_B_DQ39 BG7 SB_DQ_39
M_B_DQ40 BC5 SB_DQ_40
M_B_DQ41 BC6 SB_DQ_41
M_B_DQ42 AY3 SB_DQ_42
M_B_DQ43 AY1 SB_DQ_43
M_B_DQ44 BF6 SB_DQ_44
M_B_DQ45 BF5 SB_DQ_45
M_B_DQ46 BA1 SB_DQ_46
M_B_DQ47 BD3 SB_DQ_47
M_B_DQ48 AV2 SB_DQ_48
M_B_DQ49 AU3 SB_DQ_49
M_B_DQ50 AR3 SB_DQ_50
M_B_DQ51 AN2 SB_DQ_51
M_B_DQ52 AV1 SB_DQ_52
M_B_DQ53 AP3 SB_DQ_53
M_B_DQ54 AR1 SB_DQ_54
M_B_DQ55 AL2 SB_DQ_55
M_B_DQ56 AL1 SB_DQ_56
M_B_DQ57 AL2 SB_DQ_57
M_B_DQ58 AH1 SB_DQ_58
M_B_DQ59 AH1 SB_DQ_59
M_B_DQ60 AM2 SB_DQ_60
M_B_DQ61 AM2 SB_DQ_61
M_B_DQ62 AH3 SB_DQ_62
M_B_DQ63 AJ3 SB_DQ_63

US2E

5 OF 16
SB_BS_0
SB_BS_1
SB_BS_2
SB_RAS#
SB_CAS#
SB_WE#

DDR SYSTEM MEMORY B

0 BC16 M_B_BS0 >> M_B_BS0 16
1 BB17 M_B_BS1 >> M_B_BS1 16
2 BB33 M_B_BS2 >> M_B_BS2 16
3 AU17 M_B_RAS >> M_B_RAS 16
4 BG18 M_B_CAS >> M_B_CAS 16
5 BF14 M_B_WE >> M_B_WE 16
6 AM47 M_B_DM0 >> M_B_DM[7..0] 16
7 AY47 M_B_DM1 >>
8 BD40 M_B_DM2 >>
9 BF38 M_B_DM3 >>
10 BG11 M_B_DM4 >>
11 BA3 M_B_DM5 >>
12 AP1 M_B_DM6 >>
13 AK2 M_B_DM7 >>
14 AL47 M_B_DQS0 >> M_B_DQS[7..0] 16
15 AV46 M_B_DQS1 >>
16 BA41 M_B_DQS2 >>
17 BG37 M_B_DQS3 >>
18 BH9 M_B_DQS4 >>
19 BQ2 M_B_DQS5 >>
20 AU1 M_B_DQS6 >>
21 AN6 M_B_DQS7 >> M_B_DQS[7..0] 16
22 AJ46 M_B_DQS0 >>
23 AT47 M_B_DQS1 >>
24 BH41 M_B_DQS2 >>
25 BH37 M_B_DQS3 >>
26 BG9 M_B_DQS4 >>
27 BC2 M_B_DQS5 >>
28 AT2 M_B_DQS6 >>
29 AN5 M_B_DQS7 >>
30 AV17 M_B_A0 >> M_B_A[14..0] 16
31 BA25 M_B_A1 >>
32 BC25 M_B_A2 >>
33 AU25 M_B_A3 >>
34 AW25 M_B_A4 >>
35 BQ28 M_B_A5 >>
36 AU28 M_B_A6 >>
37 AW28 M_B_A7 >>
38 AT33 M_B_A8 >>
39 BD33 M_B_A9 >>
40 BB16 M_B_A10 >>
41 AW33 M_B_A11 >>
42 AY33 M_B_A12 >>
43 BH15 M_B_A13 >>
44 AU33 M_B_A14 >>

CANTIGA-GM-GP-U-NF




BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Cantiga(27):DDR3
Size C Document Number Rev SB
Date: Wednesday, December 26, 2007 Sheet 9 of 53



RESERVED#AL34	ME_JTAG_TCK
RESERVED#AK34	ME_JTAG_TDI
RESERVED#AN35	ME_JTAG_TDO
RESERVED#AM35	ME_JTAG_TMS



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size C	Document Number Olympus	Rev SB
-----------	-----------------------------------	------------------

Date: Wednesday, December 26, 2007 Sheet 10 of 53



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Cantiga(8/7):GND




Size A3 Document Number Rev SB

Date: Wednesday, December 26, 2007 Sheet 14 of 53







The schematic diagram illustrates the electrical connections for the LCD module and its brightness control. The LCD module (LCD1) is connected to the system via a 32-pin connector (IPEX-CON30-2-GP). The module's pins are connected to various components, including capacitors (C100, C84, C85, C582, C592, C583, C574), resistors (R7, R386, R389, R7), and a DCBATOUT pin. The module is powered by a 3.3V supply (3D3V_S0) and a 3.3V supply (3D3V_S0). The module's pins are connected to various components, including capacitors (C100, C84, C85, C582, C592, C583, C574), resistors (R7, R386, R389, R7), and a DCBATOUT pin. The module is powered by a 3.3V supply (3D3V_S0) and a 3.3V supply (3D3V_S0).

The brightness control circuit (Brighness Control) is shown on the right. It consists of two N7CSB3157P6X-1GP comparators (U7) and a DCBATOUT pin. The comparators are configured to compare the LCD module's output (BRIGHTNESS, BLOWN_OUT, DIS_BLOWN) with a reference voltage (UMA_BKLT, UMA, ATI). The output of the comparators is connected to the DCBATOUT pin. The circuit is powered by a 3.3V supply (3D3V_S0) and a 3.3V supply (3D3V_S0).

The schematic diagram illustrates the electrical connections for the LCD module and its brightness control. The LCD module (LCD1) is connected to the system via a 32-pin connector (IPEX-CON30-2-GP). The module's pins are connected to various components, including capacitors (C100, C84, C85, C582, C592, C583, C574), resistors (R7, R386, R389, R7), and a DCBATOUT pin. The module is powered by a 3.3V supply (3D3V_S0) and a 3.3V supply (3D3V_S0). The module's pins are connected to various components, including capacitors (C100, C84, C85, C582, C592, C583, C574), resistors (R7, R386, R389, R7), and a DCBATOUT pin. The module is powered by a 3.3V supply (3D3V_S0) and a 3.3V supply (3D3V_S0).

[illegible][illegible]


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Haichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD CONN & CAMERA & DIG-MIC			
Size	Document Number		Rev
			SB
Date:	Wednesday, December 28, 2007		ESheet 17 of 53



LAB1 GDDR3 16MX32 MEMORY

LAB2 GDDR3 32MX32 MEMORY

72.41032.B0U SAMSUNG
72.18512.I0U QIMONDA



DDR3 MEMORY CONTROL SIGNAL PULLUP RESISTOR VALUES
MAY CHANGE BETWEEN M62S, M64S, M71S AND M72S.
SEE DATA BOOK FOR LATEST INFORMATION


偉創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ATI M82-S VRAM(1,2)

Size A3 Document Number **Olympus** Rev **SB**


Date: Wednesday, December 26, 2007 Sheet 19 of 53

For Hybird





BOM1

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ATI M82-S(1/6):PCIE Interface		
Size A3	Document Number	Rev SB
Olympus		
Date: Wednesday, December 26, 2007	Sheet 20	of 53



BOM1			
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>ATI M82-S(3/6):Memory Interface</i>			
Size A3	Document Number Olympus	Rev SB	
Date: Wednesday, December 26, 2007		Sheet 22	of 53










BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
AT1 M82-S(6/6):LVDS		
Size	Document Number	Rev
Custom		SB
Date:	Wednesday, December 26, 2007	Sheet 24 of 53






SATA HD Connector


ODD Connector




TOP VIEW




(BOTTOM VIEW)



Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46










10/100M Lan Transformer


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



BOM1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN connector/NEW CARD/SIM			
Size A3	Document Number Olympus		Rev SB
Date: Wednesday, December 26, 2007			
Sheet		36 of 53	

CLOSE TO
TRANSFORMER



Primary : STMicro LIS244AL
2nd: ADI ADXL322

Width = 6 mil & Spacing = 10 mil
for three Output traces


	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM

Layout Comment :

- (1) Place C148, C149, Q18, R116, R121, C126, C130, R107, R106 close to U18.
- (2) Avoid routing under DCDC switching area.


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
G-SENSOR		
Size A3	Document Number	Rev
	Olympus	SB
Date: Wednesday, December 26, 2007	Sheet 37	of 53




CONFIG_ID	PIN	0	1
001	GPIO34	LT32M (DDR2)	LT32P (DDR3)
002	GPIO55	UMA	DIS
003	GPIO70		OLYMPUS


PID_LAB1 = 000b ; Lab1
 PID_LAB2 = 001b ; Lab2
 PID_ENG = 010b ; ENG
 PID_PD = 011b ; PD




BT CONNECTOR




CIR



MDC 1.5 CONN



WIRELESS SWITCH




BOM1

Mini PCI-E Connector

For Robson


Port-2 low



62.10043.411

MAIN SOURCE: 62.10043.411




SECOND SOURCE:20.F1084.052



NEWCARD Connector

Place them Near to Chip

Place them Near to Connector




BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Module NewCard	
Size	Document Number
Date: Wednesday, December 26, 2007	
Sheet 41 of 53	
Rev SB	



USB * 2 PORT

Low -End USB BOARD

1394




USB*2 + 1394






BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB I/O & 1394 CNN			
Size B	Document Number		Rev SB
Date: Wednesday, December 26, 2007		Sheet 42 of 53	



10UF 6.3V X5R 2125 1/16W X16 PCS





10UF 6.3V X5R 2125 1/16W X16 PCS



BOM1




緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SC412A +1.05VM	
Size	Document Number
A3	LT32M
Date: Wednesday, December 26, 2007	Sheet 46 of 53
Rev	
SA	







BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		SC412A 1.8V	
Document Number	LT32M		Rev S
Wednesday, December 26, 2007		Sheet 49 of 53	





Run Power







SPI FLASH




KEYBOARD CONNECTOR




AV Panel






















TouchPad Connector






BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PTH FOR SCREW HOLES			
Size	Document Number		Rev
Custom	Olympus		SB
Date: Wednesday, December 26, 2007		Sheet 52 of 53	




LCD


(1)PANEL_3V_ON




(2)BRIGHTNESS PWM



(3)BACKLIGHT_ON



(4)EDID DATA/CLK



(5) LVDS signal




All the switch control by SB_GPIO52
and define

L => -UMA channel

H => -ATI channel

CRT


(1)DDC DATA/CLK



(2) RGB signal



(2) Hsync & Vsync



BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		TTEST_PAD	
Size A	Document Number		Rev SB
Date: Wednesday, December 26, 2007		Sheet 54	of 53