





02/20 DEL for Pre-ES1

CPU_CLK select(CLK)

02/20 DEL for Pre-ES1

	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus(CLK)







PROJECT : KL2D
Quanta Computer Inc.

Size	Document Number	Rev
	Clock Generator	1A
Date:	Saturday, July 24, 2010	Sheet 3 of 47

Sandy Bridge Processor (CLK,MISC,JTAG)






Processor pull-up(CPU)



Size	Document Number Sandy Bridge 1/4	Rev 1A
Date:	Saturday, July 24, 2010	Sheet 4 of 47

05




Sandy Bridge Processor (POWER)

Sandy Bridge Processor (GRAPHIC POWER)

CPU Core Power
 SNB 45W:55A
 22uF x 32
 22uF x 3 (Non-stuff)

POWER




CPU VTT
 SNB 45W:8.5A
 22uF x 10
 22uF x 6 (Non-stuff)

22uF (Reserved)

CPU VGT
 SNB 45W:22A
 22uF x 12
 22uF x 4 (Reserved)



POWER



CPU MCH
 SNB 45W: 5A
 330uF/6mohm x 1
 10uF x 6

CPU SA
 SNB 45W: 6A
 330uF/7mohm x 1
 10uF x 3



Layout note: need routing together and ALERT need between CLK and DATA



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)



07



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training





CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PROJECT : KL2D
Quanta Computer Inc.

Size Document Number Rev 1A
Sandy Bridge 4/4
Date: Saturday, July 24, 2010 Sheet 7 of 47

U47C





System PWR_OK(CLG)




On Die DSW VR Enable
High = Enable (Default)
Low = Disable

DPWROK FOR DSW




Follow PDG eDP disable guide

09




Cougar Point (HDA,JTAG,SATA)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO5	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										


Cougar Point-M (PCI, USB, NVRAM)




Cougar Point (GPIO,VSS_NCTF,RSVD)



GPIO Pull-up/Pull-down(CLG)



Model	BOARD_ID2	BOARD_ID1	BOARD_ID0
Reserve	0	0	0
UMA	0	0	1
Muxless	0	1	0
Discrete	0	1	1
Reserve	1	0	0
Reserve	1	0	1
Reserve	1	1	0



SV_SET_UP
High = Strong (Default)



HOST_ALERT#1_R R607 1K/J 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable


MFG-TEST



PROJECT : KL2D
Quanta Computer Inc.

Size	Document Number	Rev
	Cougar Point 4/6	1A

Date: Saturday, July 24, 2010 Sheet 11 of 47



FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage


DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



BIOS RECOVERY

High = Disable (Default)
Low = Enable



Cougar Point-M (POWER)




IBEX PEAK-M (GND)



14



Place these Caps near So-Dimm0.




VREF DQ0 M1 Solution

The schematic shows the connection of SMDOR_VREF to the SMDOR_VREF_DQ0_M1 node. The node is pulled up to +1.5V_SUS by resistor R100 (10kF_4) and pulled down to ground by resistor R93 (1kF_4) and capacitor C188 (0.1u/10V_4).


DDR_RVS (DDR)

15




02/23 Remove 0ohm to GND

Place these Caps near So-Dimm1.



VREF DQ1 M1 Solution



VREF DQ1 M2 Solution




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		



Memory Straps		RAM_TYPE_CFG3	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0
800 MHz 1GB(64M*16) Hynix_Orion die	H5TQ1G63BFR-12C	0	0	0	0
800 MHz 1GB(64M*16) Samsung_E die	K4W1G1646E-HC12	0	0	0	1
		0	0	1	0
		0	1	0	0
		0	1	0	1

Note : Required Frequency = 800 MHz



VRAM TYPE




APERTURE SIZE

MEMORY SIZE	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11
128MB	0	0	0
256MB	0	0	1
64MB	0	1	0

Access to SCL and SDA is mandatory on BAC design for debug purposes.



NC FOR PARK

NC FOR PARK





Power PWM config

- GPU Power-on sequence**
- 1 => +VGPU_CORE
 - 2 => +VGPU_IO
 - 3 => +1V
 - 4 => +1.5V_GPU
 - 5 => +3V_D
 - 6 => +1.8V_GPU
 - 7 => dGPU_PWROK




Use 27MHz Crystal for A test Danny0518


GenericF/G is NC on PARK



CONFIGURATION STRAPS			
STRAPS	PIN	DESCRIPTION	SET
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING 0 = 50% Tx output swing 1 = Full Tx output swing	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = Disable ; 1 = Enable	1
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCIe device as 2.5 GT/s capable at power-on. 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on.	0
GPIO_5_AC_BATT (M96-M2)	GPIO5	1 = AC (Performance mode) 0 = Battery saving mode	1
VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 = Disable ; 1 = Enable	0
AUD[1] AUD[0]	VGAHSYNC VGAVSYNC	AUD[1:0]: 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if dongle is detected; 11 - Audio for both DisplayPort and HDMI.	11
VIP_DEVICE_STRAP_EN	BIOS_ROM_EN	VIP Device Strap Enable 0 = Disable ; 1 = Enable	0




Layout Note:
Place 150 ohm termination resistors close to ATI CHIP.




HDMI















CRT

DDC6CLK/DDC6DATA support internal HDCP(High-bandwidth Digital Content Protection) function.



!!!
For M96/92, DPx_VDD10 = 1.1V
For M97 DPx_VDD10 = 1.0V









DDR3/GDDR3 Memory Stuff Option


	GDDR3	DDR3
MVDDQ	1.8V	1.5V
Ra	40.2R	100R
Rb	100R	100R

THERMAL MONITOR





Placement has to be close to VRAM




Close to U35

Close to U1

Close to U2


Close to U36




Close to U35 & U1

Close to U2 & U36






CRT SWITCH




HDMI Hot-PLUG to EC and GPU





UMA Only / Muxless HDMI

8 INT_HDMI_TXDP2	C258	0.1u10V/XSR_4	HDMI TX2+
8 INT_HDMI_TXDN2	C261	0.1u10V/XSR_4	HDMI TX2-
8 INT_HDMI_TXDP1	C262	0.1u10V/XSR_4	HDMI TX1+
8 INT_HDMI_TXDN1	C265	0.1u10V/XSR_4	HDMI TX1-
8 INT_HDMI_TXDP0	C246	0.1u10V/XSR_4	HDMI TX0+
8 INT_HDMI_TXDN0	C249	0.1u10V/XSR_4	HDMI TX0-
8 INT_HDMI_TXCP	C234	0.1u10V/XSR_4	HDMI CLK+
8 INT_HDMI_TXCN	C240	0.1u10V/XSR_4	HDMI CLK-




For ESD











ESD PROTECTION













LCDVCC




back light







Transformer



RJ45 Connector




CODEC(ADO)




Speaker Amplifier(AMP)


Modify for KL2B rev.B




Codec Power(ADO)





SATA HDD Connector.





SATA ODD Connector.




USB + E-SATA





E-SATA RE-DRIVER



USBX3




BLUETOOTH




PROJECT : KL2D
Quanta Computer Inc.

Size Custom	Document Number USB X3/BT	Rev 1A
Date:	Saturday, July 24, 2010	Sheet 30 of 47




Memory Card Power Supply








MiniCard WLA connector

Reserved for EMI






PCI-Express TX and RX
direct to connector




MiniCard WWAN/SATA SSD connector





SIM Card CONN



33




KEYBOARD








34

Touch pad



Backlight Keyboard Con.




5VPCU Cable for CPU Core Power




8,9,26,27,34,36,38,39,42,44,46 +3VPCU
3,4,8,9,10,11,12,14,15,18,24,25,26,27,28,29,30,31,32,33,34,36,38,39,43,44,45,46 +3V
36,38,44 3VSUS


35

Slide bar 2.0




POWER BOARD








MiniCard WLAN




MiniCard WWAN




Hole for PCH support




Hole for CPU support




VGA nut




PAD




Boundary Hole



ESD Mask Copper




Boundary Hole




HDD PAD

EC QV08




		PROJECT : KL2D	
		Quanta Computer Inc.	
Size Custom	Document Number HOLD & SKEW		Rev 1A
Date:	Saturday, July 24, 2010	Sheet	37 of 47


+3V, +5V





3V_S5, 5V_S5






3VSUS, 5VSUS




LANVCC











For S3 Power Saving









EC #	Page	Description	Part Affected