

LCFC Confidential

BY511/BY710 M/B Schematics Document


Intel Skylake H-Processor with DDR4 + NV N16P-GX GPU

MB NMA541

2015 - 07 - 31

REV : 1 . 0

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/02/26	Deciphered Date	2016/02/26	Cover Page			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	BY511/BY710	0.3	
Date:				Friday, July 31, 2015		Sheet 1 of 66	



Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW	+3VALW_PCH	+1.2V	+5VS +3VS +1.5VS +1.2VS +1.05VS +0.6VS CPU_CORE +VGA_CORE +3VGS +1.8VGS +1.35VGS +0.95VGS
S0	0	0	0	0	0
S3	0	0	0	0	X
S3 Battery only	0	0	0	0	X
S5 S4/AC Only	0	0	0	X	X
S5 S4 Battery only	0	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power on Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB 2.0 Port table	
Port	Function
1	RIGHT USB 2.0 (AOU)
2	LEFT USB 3.0 w/ 2.0
3	LEFT USB 3.0 w/ 2.0
4	
5	Touch Screen
6	Camera
7	
8	
9	
10	
11	Buleetooth
12	
13	
14	

PCIE 3.0 Port table	
Port	Function
1	
2	SD 4.0 Card Reader
3	WLAN
4	LAN
5	
6	
7	
8	
9	M.2 SSD 4Lanes PCie
10	M.2 SSD 4Lanes PCie
11	M.2 SSD 4Lanes PCie
12	M.2 SSD 4Lanes PCie
13	
14	
15	
16	

SATA 3.0 Port table	
Port	Function
1	M.2 SSD SATA Gen3
2	HDD SATA Gen3
3	
4	

USB 3.0 Port table	
Port	Function
1	LEFT USB 3.0 w/ 2.0
2	LEFT USB 3.0 w/ 2.0
3	
4	
5	
6	3D Camera
7	
8	

BOM Structure Table

BOM Structure	BTO Item
@	Not stuff
14@	For 14" part
15@	For 15" part
AOAC@	AOAC support part
GIGA@	GIGA LAN Part
ME@	ME part(connector, hole)
RANKA@	For VRAM RankA part
RANKB@	For VRAM RankB part
OPT@	For GPU part
TS@	For support touch panel sku part
TPM@	For support TPM sku part
U31@	For support USB re-driver part
3D@	For support 3D camera sku part
H4@	Hynix 256Mx16 VRAM part
M4@	Micron 256Mx16 VRAM part
S4@	Samsung 256Mx16 VRAM part
S4GX4@	Samsung 256Mx16 VRAM x4pcs sku
H4GX4@	Hynix 256Mx16 VRAM x4pcs sku
M4GX4@	Micron 256Mx16 VRAM x4pcs sku
CD@	Cost down part
H4GX8@	Hynix 256Mx16 VRAM x8pcs sku
M4GX8@	Micron 256Mx16 VRAM x8pcs sku
S4GX8@	Samsung 256Mx16 VRAM x8pcs sku

SMBUS Control Table

	SOURCE	VGA	BATT	IT8586E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	TP Module	charger
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VALW	X	V	V +3VALW	X	X	X	X	X	V
EC_SMB_CK2 EC_SMB_DA2	IT8586E +3VS	V +3VGS	X	V +3VS	X	X	V +3VS	V +3VALW_PCH	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_PCH	X	X	X	V +3VS	V +3VS	X	V +3VALW_PCH	X	X

EC SM Bus1 address

EC SM Bus2 address


PCH SM Bus address

Device	Address
Smart Battery	0X16
Charger	0001 0010 b

Device	Address
Thermal Sensor NCT7718W	1001_100xb
VGA	0x41(default)
PCH	need to update

Device	Address
DDR DIMMA	1010 000Xb
DDR DIMMB	1010 010Xb
Wlan	Rsvd

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				 Size Custom Document Number BY511/BY710 Rev 0.3
Date:	Friday, July 31, 2015	Sheet	3	of 66




Security Classification			LC Future Center Secret Data			Title									
Issued Date			2015/02/26			Deciphered Date				2016/02/26					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size Custom		Document Number BY511/BY710		Rev 0.3	
Date:										Friday, July 31, 2015		Sheet		4 of 66	

[24] PCIE_CRX_GTX_N[0..15]

[24] PCIE_CRX_GTX_P[0..15]

PCIE_CTX_C_GRX_N[0..15] [24]

PCIE_CTX_C_GRX_P[0..15] [24]



HDMI D2
HDMI D1
HDMI D0
HDMI CLK

[35] HDMI_TX2+
[35] HDMI_TX2-
[35] HDMI_TX1+
[35] HDMI_TX1-
[35] HDMI_TX0+
[35] HDMI_TX0-
[35] HDMI_TXC+
[35] HDMI_TXC-

HDMI_TX2+
HDMI_TX2-
HDMI_TX1+
HDMI_TX1-
HDMI_TX0+
HDMI_TX0-
HDMI_TXC+
HDMI_TXC-

K36
K37
J35
J34
H37
H36
J37
J38
DDI1_TXP[0]
DDI1_TXN[0]
DDI1_TXP[1]
DDI1_TXN[1]
DDI1_TXP[2]
DDI1_TXN[2]
DDI1_TXP[3]
DDI1_TXN[3]

D27
E27
DDI1_AUXP
DDI1_AUXN

H34
H33
F37
G38
F34
F35
E37
E36
DDI2_TXP[0]
DDI2_TXN[0]
DDI2_TXP[1]
DDI2_TXN[1]
DDI2_TXP[2]
DDI2_TXN[2]
DDI2_TXP[3]
DDI2_TXN[3]

F26
E26
DDI2_AUXP
DDI2_AUXN

C34
D34
B36
B34
F33
E33
C33
B33
DDI3_TXP[0]
DDI3_TXN[0]
DDI3_TXP[1]
DDI3_TXN[1]
DDI3_TXP[2]
DDI3_TXN[2]
DDI3_TXP[3]
DDI3_TXN[3]

A27
B27
DDI3_AUXP
DDI3_AUXN

SKYLAKE-H-CPU_BGA1440
4 OF 14

SKYLAKE_HALO

BGA1440

EDP_TXP[0]
EDP_TXN[0]
EDP_TXP[1]
EDP_TXN[1]
EDP_TXP[2]
EDP_TXN[2]
EDP_TXP[3]
EDP_TXN[3]

EDP_AUXP
EDP_AUXN

EDP_DISP_UTIL

EDP_RCOMP

PROC_AUDIO_CLK
PROC_AUDIO_SDI
PROC_AUDIO_SDO

D29
E29
F28
E28
B29
A29
B28
C28
CPU_EDP_TX0+
CPU_EDP_TX0-
CPU_EDP_TX1+
CPU_EDP_TX1-
CPU_EDP_TX2+
CPU_EDP_TX2-
CPU_EDP_TX3+
CPU_EDP_TX3-

C26
B26
CPU_EDP_AUX
CPU_EDP_AUX#

A33

D37

COMPENSATION PU FOR eDP

CAD Note:Trace width=20 mils ,Spacing=25mil,
Max length=100 mils.

G27
G25
G29
PROC_AUDIO_CLK_CPU
PROC_AUDIO_SDO_CPU
PROC_AUDIO_SDI_CPU_R

20_0402_1% 1 2 RC180

Place near CPU.

Need create 5% P/N

RH762
33_0402_5%

CH264

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J

1 2

10P_0402_50V8J





1 2

10P_0402_50V8J





1 2

10P_0402_50V8J

1 2



Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/02/26	Deciphered Date	2016/02/26
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR RECD TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN AUTHORIZATION OF LC FUTURE CENTER. ANY DISCLOSURE OR RECD OF THIS SET OF ENGINEERING DRAWINGS TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN AUTHORIZATION OF LC FUTURE CENTER MAY BE PENALIZED OR PROSECUTED BY THE U.S. GOVERNMENT.			
Doc#	Document Number	B7511/B7170	
Date	THUR, MAR 26, 2015	01	



UC1F	SKYLAKE_HALO	K1
Y38	BGA1440	VSS_78
Y37		VSS_79
Y14		VSS_80
Y13		VSS_81
Y11		VSS_82
Y10		VSS_83
Y9		VSS_84
Y8		VSS_85
W34		VSS_86
W33		VSS_87
W32		VSS_88
W5		VSS_89
W4		VSS_90
W3		VSS_91
W2		VSS_92
W1		VSS_93
V29		VSS_94
V28		VSS_95
V27		VSS_96
V6		VSS_97
U38		VSS_98
U37		VSS_99
U6		VSS_100
T34		VSS_101
T33		VSS_102
T14		VSS_103
T13		VSS_104
T12		VSS_105
T11		VSS_106
T10		VSS_107
T9		VSS_108
T8		VSS_109
T7		VSS_110
T5		VSS_111
T4		VSS_112
T3		VSS_113
T2		VSS_114
T1		VSS_115
R30		VSS_116
R29		VSS_117
R12		VSS_118
P38		VSS_119
P37		VSS_120
P12		VSS_121
P6		VSS_122
N34		VSS_123
N33		VSS_124
N12		VSS_125
N11		VSS_126
N10		VSS_127
N9		VSS_128
N8		VSS_129
N7		VSS_130
N6		VSS_131
N5		VSS_132
N4		VSS_133
N3		VSS_134
N2		VSS_135
N1		VSS_136
M14		VSS_137
M13		VSS_138
M12		VSS_139
M6		VSS_140
L34		VSS_141
L33		VSS_142
L30		VSS_143
L29		VSS_144
K38		VSS_145
K11		VSS_146
K10		VSS_147
K9		VSS_148
K8		VSS_149
K7		VSS_150
K5		VSS_151
K4		VSS_152
K3		VSS_153
K2		VSS_154


NCTFVSS_1
6 OF 14
SKYLAKE-H-CPU_BGA1440

UC1L	SKYLAKE_HALO	C25
C17	BGA1440	VSS_239
C16		VSS_240
C15		VSS_241
C14		VSS_242
C13		VSS_243
C12		VSS_244
C11		VSS_245
C10		VSS_246
C9		VSS_247
C8		VSS_248
C7		VSS_249
C6		VSS_250
C5		VSS_251
C4		VSS_252
C3		VSS_253
C2		VSS_254
C1		VSS_255
B37		VSS_256
B36		VSS_257
B35		VSS_258
B34		VSS_259
B33		VSS_260
B32		VSS_261
B31		VSS_262
B30		VSS_263
B29		VSS_264
B28		VSS_265
B27		VSS_266
B26		VSS_267
B25		VSS_268
B24		VSS_269
B23		VSS_270
B22		VSS_271
B21		VSS_272
B20		VSS_273
B19		VSS_274
B18		VSS_275
B17		VSS_276
B16		VSS_277
B15		VSS_278
B14		VSS_279
B13		VSS_280
B12		VSS_281
B11		VSS_282
B10		VSS_283
B9		VSS_284
B8		VSS_285
B7		VSS_286
B6		VSS_287
B5		VSS_288
B4		VSS_289
B3		VSS_290
B2		VSS_291
B1		VSS_292
A37		VSS_293
A36		VSS_294
A35		VSS_295
A34		VSS_296
A33		VSS_297
A32		VSS_298
A31		VSS_299
A30		VSS_300
A29		VSS_301
A28		VSS_302
A27		VSS_303
A26		VSS_304
A25		VSS_305
A24		VSS_306
A23		VSS_307
A22		VSS_308
A21		VSS_309
A20		VSS_310
A19		VSS_311
A18		VSS_312
A17		VSS_313
A16		VSS_314
A15		VSS_315
A14		VSS_316
A13		VSS_317
A12		VSS_318
A11		VSS_319
A10		VSS_320
A9		VSS_321
A8		VSS_322
A7		VSS_323
A6		VSS_324
A5		VSS_325
A4		VSS_326
A3		VSS_327
A2		VSS_328
A1		VSS_329
A0		VSS_330
A-1		VSS_331
A-2		VSS_332
A-3		VSS_333
A-4		VSS_334
A-5		VSS_335
A-6		VSS_336
A-7		VSS_337
A-8		VSS_338
A-9		VSS_339
A-10		VSS_340
A-11		VSS_341
A-12		VSS_342
A-13		VSS_343
A-14		VSS_344
A-15		VSS_345
A-16		VSS_346
A-17		VSS_347
A-18		VSS_348
A-19		VSS_349
A-20		VSS_350
A-21		VSS_351
A-22		VSS_352
A-23		VSS_353
A-24		VSS_354
A-25		VSS_355
A-26		VSS_356
A-27		VSS_357
A-28		VSS_358
A-29		VSS_359
A-30		VSS_360
A-31		VSS_361
A-32		VSS_362
A-33		VSS_363
A-34		VSS_364
A-35		VSS_365
A-36		VSS_366
A-37		VSS_367
A-38		VSS_368
A-39		VSS_369
A-40		VSS_370
A-41		VSS_371
A-42		VSS_372
A-43		VSS_373
A-44		VSS_374
A-45		VSS_375
A-46		VSS_376
A-47		VSS_377


12 OF 14
SKYLAKE-H-CPU_BGA1440

UC1M	SKYLAKE_HALO	AK30
B84	BGA1440	VSS_378
B83		VSS_379
B82		VSS_380
B81		VSS_381
B80		VSS_382
B79		VSS_383
B78		VSS_384
B77		VSS_385
B76		VSS_386
B75		VSS_387
B74		VSS_388
B73		VSS_389
B72		VSS_390
B71		VSS_391
B70		VSS_392
B69		VSS_393
B68		VSS_394
B67		VSS_395
B66		VSS_396
B65		VSS_397
B64		VSS_398
B63		VSS_399
B62		VSS_400
B61		VSS_401
B60		VSS_402
B59		VSS_403
B58		VSS_404
B57		VSS_405
B56		VSS_406
B55		VSS_407
B54		VSS_408
B53		VSS_409
B52		VSS_410
B51		VSS_411
B50		VSS_412
B49		VSS_413
B48		VSS_414
B47		VSS_415
B46		VSS_416
B45		VSS_417
B44		VSS_418
B43		VSS_419
B42		VSS_420
B41		VSS_421
B40		VSS_422
B39		VSS_423
B38		VSS_424
B37		VSS_425
B36		VSS_426
B35		VSS_427
B34		VSS_428
B33		VSS_429
B32		VSS_430
B31		VSS_431
B30		VSS_432
B29		VSS_433
B28		VSS_434
B27		VSS_435
B26		VSS_436
B25		VSS_437
B24		VSS_438
B23		VSS_439
B22		VSS_440
B21		VSS_441
B20		VSS_442
B19		VSS_443
B18		VSS_444
B17		VSS_445
B16		VSS_446
B15		VSS_447
B14		VSS_448
B13		VSS_449
B12		VSS_450
B11		VSS_451
B10		VSS_452
B9		VSS_453
B8		VSS_454
B7		VSS_455
B6		VSS_456
B5		VSS_457
B4		VSS_458
B3		VSS_459
B2		VSS_460
B1		VSS_461
A37		VSS_462
A36		VSS_463
A35		VSS_464
A34		VSS_465
A33		VSS_466
A32		VSS_467
A31		VSS_468
A30		VSS_469
A29		VSS_470
A28		VSS_471
A27		VSS_472
A26		VSS_473
A25		VSS_474
A24		VSS_475
A23		VSS_476
A22		VSS_477

13 OF 14
SKYLAKE-H-CPU_BGA1440

DDR4 SO-DIMM A




Layout Note:
Place near DIMM



Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes
Place near DIMM socket

SPD Address = 0H


Layout Note:
Place near DIMM



Security Classification		LC Future Center Secret Data				Title									
Issued Date		2015/02/26		Deciphered Date		2016/02/26				DDRV SO-DIMM A					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size C Document Number		BY511/BY710		Rev 0.3	
Date:				Friday, July 31, 2015				Sheet		12		of		66	

Pin-to-pin comparison diagram for JDR01H1A and JDR01H2A. The diagram shows two columns of pins, each with a 1.2V/1.2V supply. The left column is for JDR01H1A and the right column is for JDR01H2A. Pins are numbered 1 to 129. The diagram shows the mapping of pins between the two devices, with some pins having different functions or connections. For example, DDRB_DQ0 is connected to VSS_1 in JDR01H1A and to VSS_2 in JDR01H2A. The diagram also shows connections to internal components like DM0, DM1, DM2, and DM3.

Pin	JDR01H1A	JDR01H2A
1	VSS_1	VSS_2
2	VSS_2	VSS_3
3	VSS_3	VSS_4
4	VSS_4	VSS_5
5	VSS_5	VSS_6
6	VSS_6	VSS_7
7	VSS_7	VSS_8
8	VSS_8	VSS_9
9	VSS_9	VSS_10
10	VSS_10	VSS_11
11	VSS_11	VSS_12
12	VSS_12	VSS_13
13	VSS_13	VSS_14
14	VSS_14	VSS_15
15	VSS_15	VSS_16
16	VSS_16	VSS_17
17	VSS_17	VSS_18
18	VSS_18	VSS_19
19	VSS_19	VSS_20
20	VSS_20	VSS_21
21	VSS_21	VSS_22
22	VSS_22	VSS_23
23	VSS_23	VSS_24
24	VSS_24	VSS_25
25	VSS_25	VSS_26
26	VSS_26	VSS_27
27	VSS_27	VSS_28
28	VSS_28	VSS_29
29	VSS_29	VSS_30
30	VSS_30	VSS_31
31	VSS_31	VSS_32
32	VSS_32	VSS_33
33	VSS_33	VSS_34
34	VSS_34	VSS_35
35	VSS_35	VSS_36
36	VSS_36	VSS_37
37	VSS_37	VSS_38
38	VSS_38	VSS_39
39	VSS_39	VSS_40
40	VSS_40	VSS_41
41	VSS_41	VSS_42
42	VSS_42	VSS_43
43	VSS_43	VSS_44
44	VSS_44	VSS_45
45	VSS_45	VSS_46
46	VSS_46	VSS_47
47	VSS_47	VSS_48
48	VSS_48	VSS_49
49	VSS_49	VSS_50
50	VSS_50	VSS_51
51	VSS_51	VSS_52
52	VSS_52	VSS_53
53	VSS_53	VSS_54
54	VSS_54	VSS_55
55	VSS_55	VSS_56
56	VSS_56	VSS_57
57	VSS_57	VSS_58
58	VSS_58	VSS_59
59	VSS_59	VSS_60
60	VSS_60	VSS_61
61	VSS_61	VSS_62
62	VSS_62	VSS_63
63	VSS_63	VSS_64
64	VSS_64	VSS_65
65	VSS_65	VSS_66
66	VSS_66	VSS_67
67	VSS_67	VSS_68
68	VSS_68	VSS_69
69	VSS_69	VSS_70
70	VSS_70	VSS_71
71	VSS_71	VSS_72
72	VSS_72	VSS_73
73	VSS_73	VSS_74
74	VSS_74	VSS_75
75	VSS_75	VSS_76
76	VSS_76	VSS_77
77	VSS_77	VSS_78
78	VSS_78	VSS_79
79	VSS_79	VSS_80
80	VSS_80	VSS_81
81	VSS_81	VSS_82
82	VSS_82	VSS_83
83	VSS_83	VSS_84
84	VSS_84	VSS_85
85	VSS_85	VSS_86
86	VSS_86	VSS_87
87	VSS_87	VSS_88
88	VSS_88	VSS_89
89	VSS_89	VSS_90
90	VSS_90	VSS_91
91	VSS_91	VSS_92
92	VSS_92	VSS_93
93	VSS_93	VSS_94
94	VSS_94	VSS_95
95	VSS_95	VSS_96
96	VSS_96	VSS_97
97	VSS_97	VSS_98
98	VSS_98	VSS_99
99	VSS_99	VSS_100
100	VSS_100	VSS_101
101	VSS_101	VSS_102
102	VSS_102	VSS_103
103	VSS_103	VSS_104
104	VSS_104	VSS_105
105	VSS_105	VSS_106
106	VSS_106	VSS_107
107	VSS_107	VSS_108
108	VSS_108	VSS_109
109	VSS_109	VSS_110
110	VSS_110	VSS_111
111	VSS_111	VSS_112
112	VSS_112	VSS_113
113	VSS_113	VSS_114
114	VSS_114	VSS_115
115	VSS_115	VSS_116
116	VSS_116	VSS_117
117	VSS_117	VSS_118
118	VSS_118	VSS_119
119	VSS_119	VSS_120
120	VSS_120	VSS_121
121	VSS_121	VSS_122
122	VSS_122	VSS_123






Table 1-2. PCH-H SKUs

Features	H110	H170	HM170	QM170	Z170	B150	Q150	Q170
Intel® Rapid Storage Technology	AHCI Only	Full Features	Full Features	Full Features	Full Features	AHCI Only	AHCI Only	Full Features
Total USB 3.0 Ports	4	8	8	8	10	6	8	10
Total USB 2.0 Ports	10 ¹	14 ³	12 ²	12 ²	14 ³	12 ²	14 ³	14 ³
Total SATA 3.0 Ports (Max 6 Gb/s)	4	6	4	4	6	6	6	6
Total PCI Express® Lanes (Gen)	6 (2.0)	16 (3.0)	16 (3.0)	16 (3.0)	20 (3.0)	8 (3.0)	10 (3.0)	20 (3.0)
Total SATA Express Capable Ports (x2)	0	2	2	2	3	1	1	3
Total Intel® RST for PCIe Storage Devices (M.2 or SATA Express)	0	2	2	2	3	0	0	3
SKL Processor dgfx bifurcation support	No	No	Yes ⁴	Yes ⁴	Yes ⁴	No	No	Yes ⁴

Notes:





- USB 2.0 port numbers: 1-10
- USB 2.0 port numbers: 1-12
- USB 2.0 port numbers: 1-14
- PCIe configuration 1x16, or 2x8 or 2x4 or 1x8 are supported.

Security Classification	LC Future Center Secret Data			Title	PCH (1/9) PCIe/SATA/GPPFG		
Issued Date	2015/02/26	Deciphered Date	2016/02/26	Size	Document	Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Cust	BY511/BY710		Rev 0.3
				Date:	Friday, July 31, 2015		Sheet 14 of 66





LEFT USB (3.0)

LEFT USB (3.0)

3D Camera





- DDPB_CTRLDATA**
The signal has a weak internal pull-down.
* H Port B is detected.
L Port B is not detected.
- DDPC_CTRLDATA**
The signal has a weak internal pull-down.
* H Port C is detected.
L Port C is not detected. (Default)
- DDPD_CTRLDATA**
The signal has a weak internal pull-down.
* H Port D is detected.
L Port D is not detected. (Default)




SMBALERT# / GPP_C2
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.

SML0ALERT# / GPP_C5
0 = LPC is selected for EC. (Default)
1 = eSPI is selected for EC.

SML1ALERT# / PCHHOT#GPP_B23
This signal has an internal pull-down




SPKR / GPP_B14
The signal has a weak internal pull-down.
0 = Disable 'Top Swap' mode. (Default)
1 = Enable 'Top Swap' mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWB or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap (handled through FITC).




+3VALW_PCH
RH25 1 2 1K 0402 5% ME_FLASH

* HDA_SDO This signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.


+3VALW_PCH
RH31 1 2 1K 0402 5% HDA_SYNC




Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		PCH (3/9) HDA,RTC,SMBUS,PM	
2015/02/26		2016/02/26		BY511/BY710	
Size C		Document Number		Rev 0.1	
Date		Friday, July 31, 2015		Sheet 16 of 66	




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/02/26	Deciphered Date	2016/02/26	PCH (3/9) CLOCK,GPPBH		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number Custom BY511/BY710		
				Date:	Friday, July 31, 2015	Sheet 17 of 66 Rev 0.3










Bit 6	Boot BIOS Destination
0	SPI (Default)
1	LPC



Function	PCH_GPD9	PCH_GPD10	PCH_GPD11	PCH_GPD12	PCH_GPD21	PCH_GPD22	PCH_GPD23
17"	0	X	X	X	X	X	X
15"	1	X	X	X	X	X	X
non 3D Camera	X	0	X	X	X	X	X
3D Camera	X	1	X	X	X	X	X
non-touch	X	X	0	X	X	X	X
touch	X	X	1	X	X	X	X
SDV	X	X	X	X	0	0	0
SIV	X	X	X	X	0	0	1
SIT	X	X	X	X	0	1	0
SVT	X	X	X	X	0	1	1






Security Classification	LC Future Center Secret Data			Title PCH (9/9) VSS	
Issued Date	2015/02/26	Deciphered Date	2016/02/26		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B Document Number BY511/BY710	Rev 0.3
Date:				Friday, July 31, 2015	Sheet 22 of 66

N16P-GX GPIO

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	FB Enable for GC6 2.0
GPIO1	OUT	N/A	
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing---3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	IN	-	System side PCIe reset Monitor
GPIO9	I/O	-	VGA_ALERT#
GPIO10	OUT	-	Memory VREF Control (100K pull Down)
GPIO11	OUT	-	GPU Core VDD PWM control signal
GPIO12	IN	-	AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16	IN	N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT	-	GPU PCIe self-reset control
OVERT	I/O	-	Active Low Thermal Catastrophic Over Temperature

N16P-GX Power Sequence



Performance Mode P0 TDP at Tj = 102 C* (DDR5)

Products	GPU (4)	Mem (1,5)	NVCLK /MCLK	NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.05V)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(A)	(W)	(A)	(W)	(A)	(W)
N16P-GX 128bit 2GB DDR5	50	3.27	2505	TBD	51.1	TBD	3.46	4.67	8.75	11.81	TBD	TBD	2.57	2.7	0.34	TBD








N16P-GX Multi-level Straps


Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_S1	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_S0	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50kohm pull-up)			
STRAP1	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP2	+3VGS				
STRAP3	+3VGS				
STRAP4	+3VGS				


SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

N16P-GX Binary Straps

Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_S1	+3VGS	SUB_VENDOR
ROM_S0	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED







Resistor Values	Pull-up to +3V _S	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111






DEVID__SEL	
0	(Default)
1	


PCIE_CFG	
0	(Default)
1	


SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 30)
1	VGA Device (Default)


X76										
GPU	FB Memory (GDDR5)		ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N15P-GX	Samsung	K4G02325FD-FC03 128X16	PD 5K	PD 5K	PD 5K	PU 50K	NC	NC	NC	NC
		K4041325FC-NC03 256X16	PD 20K							
	Hynix	H56C2H4248FR-T2C 128X16	PD 10K							
		H56C4H244JR-T2C 256X16	PD 34.8K							
	Micron	EDW2032B8B6-6A-F 128X16	PD 39.1K							
		EDW4032BAB6-60-F 256X16	PD 24.9K							






Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		GND			
2015/02/26		2016/02/26		Size		Rev	
				Document		0.3	
				Number			
				Custom		BY511/BY710	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Date:		Friday, July 31, 2015	
				Sheet		29 of 66	

Memory - Lower 32 bits




Memory - Upper 32 bits













	DATA Bus	
Address	0..31	32..63
FbX_CMD0	CS#	
FbX_CMD1	A3_BA3	
FbX_CMD2	A2_BA0	
FbX_CMD3	A4_BA2	
FbX_CMD4	A5_BA1	
FbX_CMD5	WE#	
FbX_CMD6	A7_A8	
FbX_CMD7	A6_A11	
FbX_CMD8	ABI#	
FbX_CMD9	A12_RFU	
FbX_CMD10	A0_A10	
FbX_CMD11	A1_A9	
FbX_CMD12	RAS#	
FbX_CMD13	RST#	
FbX_CMD14	CKE#	
FbX_CMD15	CAS#	
FbX_CMD16		CS#
FbX_CMD17		A3_BA3
FbX_CMD18		A2_BA0
FbX_CMD19		A4_BA2
FbX_CMD20		A5_BA1
FbX_CMD21		WE#
FbX_CMD22		A7_A8
FbX_CMD23		A6_A11
FbX_CMD24		ABI#
FbX_CMD25		A12_RFU
FbX_CMD26		A0_A10
FbX_CMD27		A1_A9
FbX_CMD28		RAS#
FbX_CMD29		RST#
FbX_CMD30		CKE#
FbX_CMD31		CAS#

Memory Partition C - Lower 32 bits





Memory Partition C - Upper 32 bits







GD5R5 Mode H - Mirror Mode Mapping





Address	0..31	32..63
FBx_CMD0	CS#	
FBx_CMD1	A3_BA3	
FBx_CMD2	A2_BA0	
FBx_CMD3	A4_BA2	
FBx_CMD4	A5_BA1	
FBx_CMD5	WE#	
FBx_CMD6	A7_A8	
FBx_CMD7	A6_A11	
FBx_CMD8	ABI#	
FBx_CMD9	A12_RFU	
FBx_CMD10	A0_A10	
FBx_CMD11	A1_A9	
FBx_CMD12	RAS#	
FBx_CMD13	RST#	
FBx_CMD14	CKE#	
FBx_CMD15	CAS#	
FBx_CMD16		CS#
FBx_CMD17		A3_BA3
FBx_CMD18		A2_BA0
FBx_CMD19		A4_BA2
FBx_CMD20		A5_BA1
FBx_CMD21		WE#
FBx_CMD22		A7_A8
FBx_CMD23		A6_A11
FBx_CMD24		ABI#
FBx_CMD25		A12_RFU
FBx_CMD26		A0_A10
FBx_CMD27		A1_A9
FBx_CMD28		RAS#
FBx_CMD29		RST#
FBx_CMD30		CKE#
FBx_CMD31		CAS#

LCD POWER CIRCUIT







船PS84 07 p in contr ol mode
注意 output
layout 需要短距离 一个



By Pass Mode



For EMC



20150721
1. Add R10023, R10024, R10025, R10026 for HDMI EA test

20150731
1. Remove C26-C33 for DFB request

ISET	
H	Increase +13%
L	default
M	Reduce -13%

EQ	
H	EQ for channel loss up to 4.3 dB
L	EQ for channel loss up to 12.4 dB
M	EQ for channel loss up to 8.6 dB

PRE	
H	1.6dB pre-emphasis
L	no pre-emphasis
M	2.5dB pre-emphasis


DDCBUF	
H	active DDC buffer with default threshold
L	default,passive DDC pass-through
M	active DDC buffer without default threshold

I2C_CTL_EN	
H	I2C control is selected
L	Pin control is selected

CFG	
H	HDMI ID enable
L	HDMI ID disable

DCIN_EN	
H	DC coupling input
L	default,AC coupling input

PD#	
H	Normal operation
L	Chip power down



Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/02/26		Deciphered Date	
2015/02/26		2016/02/26		HDMI_CONN	
Size		Document Number		BY511/BY710	
C		Date:		Friday, July 31, 2015	
Sheet		35		of	
Rev		0.3		Rev	



TABLE : CPU ITP DEBUG REPORT






	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM








TABLE : PCH ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM



TABLE : Functional Strap

GPP_B18/GSPI0_MOSI (No Reboot)			R563
HIGH	Enable "No Reboot" Mode		ASM
LOW	Disable "No Reboot" Mode (Default)		NO ASM






For RTL8111H-CG (LDO mode)




Layout Note: LL1 must be within 200mil to Pin24,
CL15,CL16 must be within 200mil to LL1
+LAN_REGOUT: Width =60mil





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	LAN_RTL8111GUL/RTL8111GUL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				BY511/BY710	
				Date:	Friday, July 31, 2015
				Sheet	37 of 67
				Rev	0.3


DL1/DL2
1'S PN:SC300003M00




Place Close to TL1





獲JRJ 1 CONN



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				BY511/BY710	
				Date:	Friday, July 31, 2015
				Sheet	38 of 67
				Rev	0.3




REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"



FAN Conn

Address 1001_101xb




Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/02/26	Deciphered Date		2016/02/26
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size Custom		Document Number		BY511/BY710	
Date:		Friday, July 31, 2015		Sheet 39 of 66	









Rev 0.3


LEFT SIDE USB3.0 PORT X2







Low Active 2A




For EMC




For EMC



USB3.0 Repeater Port 2




USB3.0 Repeater Port 1










Security Classification	LC Future Center Secret Data		Title	USB2.0/USB3.0 PORT (LEFT)	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. THIS SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev	0.3
				Friday, July 31, 2015	Sheet 41 of 66


SATA HDD Conn.



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/02/26	Deciphered Date	2016/02/26	HDD/ODD CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				Custom	BY511/BY710	0.3
				Date:	Friday, July 31, 2015	Sheet 42 of 66



GAIN1	GAIN0	GAIN	R1(Ohm)
0	0	20dB	60k
0	1	26dB	30k
1	0	22dB	15k
1	1	26dB	9k






Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/02/26	Deciphered Date	2016/02/26	ITE8371LQFP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF I&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number BY511/BY710	
				Date:	Friday, July 31, 2015	Sheet 44 of 66 Rev 0.3

No function field

20150716
1 - Sharps B412 - 0

1. Change R142 and R9746
from 100 to 390 ohm






	pin number	6	7	8	4
	pin name	CTL1	CTL2	CTL3	ILM ST
Charge port Pin5 Enable H for all	S0 CDP	1	1	1	1
	S3 SDCP	0	1	1	0/1
	S4S DCP	0	0	1	0/1
Normal port Pin5 Enable H for S0/S3 L for S4/S5	S0 SDP1	1	1	0	0/1
	S3 SDP1	0	1	0	0/1
	S4/S5 Disable	0	0	0	0/1

SDP2 (No Discharge from/to CDP)
SDP1(Discharge from/to any charging state including CDP)



No function field

LID Hall Sensor




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF IRAD MANAGEMENT CENTER WITHOUT PERMISSION BY LC FUTURE CENTER. ANY REPRODUCTION OF THIS SHEET OF ENGINEERING DRAWINGS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Site No. Document Number BY511/BY710	No. 1


No function field





Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		DC V TO VS INTERFACE			
2015/02/26		2016/02/26					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom		Document Number BY511/BY710	Rev 0.5
				Date: Friday, July 31, 2015		Sheet 46 of 66	




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	Virtual symbol	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number Custom BY511/BY710	
				Date: Friday, July 31, 2015	Sheet 48 of 66 Re







Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	DCIN / RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
				Size Custom	Document Number
				BY511/BY710	
Date: Friday, July 31, 2015				Sheet 51 of 66	Rev 0.3


BY511/BY710




Security Classification		LC Future Center Secret Data		Title											
Issued Date		2015/02/26		Deciphered Date			2016/02/26		CHARGER						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							Size		Document Number		Rev 0.3				
							Custom		BY511/BY710						
							Date:		Friday, July 31, 2015			Sheet		53 of 66	








Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/02/26		Deciphered Date	
				2016/02/26	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size		Document Number		Rev	
Custom		BY511/BY710		0.3	
Date:		Friday, July 31, 2015		Sheet 57 of 66	




Security Classification		LC Future Center Secret Data		Title		
Issued Date		Deciphered Date		PWR-VCCGT		
2015/02/26		2016/02/26				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size		Document Number		BY511/BY710		Rev
Custom						0.3
Date:		Friday, July 31, 2015		Sheet 58 of 66		

</




Security Classification	LC Future Center Secret Data		Title		Rev 0.3
Issued Date	2015/02/26	Deciphered Date	2016/02/26		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number BY511/BY710
				Date: Friday, July 31, 2015	Sheet 62 of 66




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	PWR+2.5V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				Date:	Friday, July 31, 2015
				Sheet	63 of 66
				Rev 0.3	



BY511/BY710



Security Classification	LC Future Center Secret Data			Title	 PWR-+1.05ALW		
Issued Date	2015/02/26	Deciphered Date	2016/02/26	Size			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	BY511/BY710		
				Date:	Friday, July 31, 2015	Sheet	65
				Rev	0.3		



Security Classification		LC Future Center Secret Data		Title		
Issued Date		2015/02/26	Deciphered Date	2016/02/26		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size	Document	Number		BY511/BY710		Rev 0.3
Custom						
Date:	Friday, July 31, 2015			Sheet	66 of 66	