





Table of Contents	
PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	CLOCK GENERATOR
4-7	PineView CPU
8-13	TigerPoint
14	DDRII SO-DIMM
15	LCD Conn
16	CRT Conn.
17	Audio Codec CX20582
18	LAN(RTL8103EL/8111DL)
19	SATA HDD
20	USB x 3
21	CardReader AU6433
22	MINI-Card (WLAN)
23	MINI-Card (WWAN)
24	BLUETOOTH
25	KB/TP
26	SW/LED/Other
27	FAN & Thermal
28	KBC IT8502E
29	HOLD & SKEW
30	Discharge
31	Charger
32	DDR 1.8V (TPS51116)
33	VCCP (OZ8116LN)
34	3V/5V (ISL6237)
35	VCore (ISL6261A)
36	VCC1.5V/ GFX CORE
37	Power Block Dianram
38	
39	
40	


Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	15,30,31,32,33,34,35	MAIN POWER		S0-S5
+3VRTC	+3.0V~+3.3V	11,12,38	RTC		S0-S5
3VPCU	+3.3V	11,15,18,25,26,28,30,31,34,36	ITE8052 POWER	3V5V_EN	S0-S5
5VPCU	+5V	11,30,31,32,33,34,36	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	15,30,32,34	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	18,30	LAN POWER	LAN_ON	
5V_S5	+5V	12,20,30	PCH SUS POWER	S5_ON	S0-S3
3V_S5	+3.3V	8,11,12,21,22,30	Sys Management,PCH Resume Well, Intel HD Audio, USB, WLAN WIMAX POWER	S5_ON	S0-S3
5VSUS	+5V	15,30,35,36	SLP_S4# CTRLD POWER	SUSON	S0-S3
3VSUS	+3.3V	26,30,35,36	SLP_S4# CTRLD POWER	SUSON	S0-S3
+VCC_GFX_CORE	+0.9V~+1.2V	6,36	VGA CORE POWER	MAIN_ON	S0
0.9VSMDDR_VTERM	+0.75V	5,14,32	DDR2 SODIMM REFERENCE POWER	MAIN_ON	S0
+5V	+5V	12,15,16,17,19,25,27,28,30	SLP_S3# CTRLD POWER	MAIN_ON	S0
+3V	+3.3V	3,4,6,9,10,11,12,14,15,16,17,18,19,21,22,23,24,26,28,30,32,33,34,35	SLP_S3# CTRLD POWER	MAIN_ON	S0
+1.8V	+1.8V	6,21,32	LVDS,NVM POWER	MAIN_ON	S0
+1.5V	+1.5V	6,8,12,17,22,23,36	Mini PCIe, Express Card POWER	MAIN_ON	S0
+1.05V	+1.05V	3,4,6,9,12,30,33	PCH CORE POWER	MAIN_ON	S0
VCC_CORE		6,30,35	CPU CORE POWER	VRON	S0
+LCDVCC	+3.3V	15	LCD Power	L_VDD_EN	S0
BAT-V	+10V~+17V	31	MAIN BATTERY	CHG_PBATT	S0-S5

Sandy Bridge Processor (CLK,MISC,JTAG)





PEG x16 (UMA Non-stuff)



Processor pull-up(CPU)

+1.05V_PCH 
+1.05V_PCH 



eDP_COMPIO and ICOMP0 signals should be shorted near balls and routed with typical impedance <25 mohms



Size	Document Number	Rev
	Sandy Bridge 1/4	1A
Date:	Friday, October 29, 2010	Sheet 3 of 47

Sandy Bridge Processor (DDR3)



04



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)

06



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)



11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PROJECT : KL6A
Quanta Computer Inc.


Size Document Number Rev 1A
Sandy Bridge 4/4

Date: Friday, October 29, 2010 Sheet 6 of 47

U17C




System PWR_OK(CLG)



On Die DSW VR Enable
High = Enable (Default)
Low = Disable


DPWROK FOR DSW



Follow PDG eDP disable guide


08

RTC Circuitry(RTC)




HDA Bus(CLG)

To Separate Codec Sync by PD3




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG)


32Mbit (4M Byte), SPI



PCH2 (CLG)




PCH Strap Table


Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V _O 									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V _{RTC} 									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] 
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V _{SS} 									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V _{SS} 									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V _O 									
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

Cougar Point-M (PCI,USB,NVRAM)


Cougar Point-M (PCI-E,SMBUS,CLK)




DGPU Power ON




PLTRST#(CLG)




GPU RST#(CLG)




PCI/USBOC# Pull-up(CLG)




PEG CLK detect




WLAN




LAN




USB 3.0




CLK_REQ/Strap Pin(CLG)




SMBus(CLK)



SMBus/Pull-up(CLG)




PROJECT : KL6A




Cougar Point (GPIO,VSS_NCTF,RSVD)

10



GPIO Pull-up/Pull-down(CLG)




Board ID For Function	SYSTEM_ID GPIO34	ID2 GPIO171	ID3 GPIO13	ID1 GPIO6	ID0 GPIO16	CPU_ID GPIO168	Board ID
SDV	1	1	0	0	0	1	B-04
SIV	1	1	0	0	1	1	
SIT	1	1	0	1	0	1	Board ID use below GPIO:
SVT	1	1	0	1	1	1	BOARD_ID0
SOVP	1	1	1	0	0	1	BOARD_ID1
							BOARD_ID3

ID2: 0-->6 layer
1-->8 layer

System ID: 0-->KL5
1-->KL6

CPU_ID: 0-->35W
1-->45W



SV_SET_UP


High = Strong (Default)

USB30_ID	GP1024
USB3.0	0
Non-USB3.0	1

TEST SET UP

R559 10K/J 4

R555 *0/J 4



HOST_ALERT#1 R R508 1K/J 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

	SWITCHABLE	UMA
Stuff	R532	R533
No Stuff	R533	R532

MFG-TEST

MFG_MODE

R184 10K/J 4

R194 *0/J 4

PROJECT : KL6A

Quanta Computer Inc.

Size Document Number

Cougar Point 4/6

Date: Friday, October 29, 2010 Sheet 10 of 47 Rev 1A

FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

DMI TERMINATION VOLTAGE OVERRIDE


Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS RECOVERY



High = Disable (Default)

Low = Enable

Cougar Point-M (POWER)






IBEX PEAK-M (GND)



DDR_RVS(DDR)

13



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		

14



Standard 4H type:DDR-C-2013289-204

VREF DQ0 M2 Solution

Place these Caps near So-Dimm0.

The diagram illustrates the placement of capacitors for various power planes near So-Dimm0. The components and their values are as follows:



- +1.5V_SUS:** C387 (10u6.3V_6), C400 (10u6.3V_6), C388 (10u6.3V_6), C380 (1u10V_4), C402 (1u10V_4), C378 (+330u2V_7343), C379 (10u6.3V_8), C399 (10u6.3V_8).
- +3V:** C392 (2.2u6.3V_6), C397 (0.1u10V_4).
- +0.75V_DDR_VTT:** C381 (1u6.3V_4), C384 (1u6.3V_4), C396 (1u6.3V_4), C394 (1u6.3V_4), C390 (10u6.3V_6), C391 (10u6.3V_6).
- +SMDDR_VREF_DIMM:** C382 (0.1u10V_4), C385 (2.2u6.3V_6).
- +SMDDR_VREF_DQ0:** C395 (0.1u10V_4), C393 (2.2u6.3V_6).




VREF DQ0 M1 Solution



The schematic shows the connection of SMDDR_VREF to the SMDR_VREF DQ0 M1 node. The signal path includes resistor R323 (0.1 ohms). The node is biased by a +1.5V_SUS supply through resistor R326 (1kF_4) and is connected to ground through resistor R327 (1kF_4). A decoupling capacitor C412 (0.1u/10V_4) is connected from the node to ground.










4/28 Enable LVDS For 3DV








CHANNEL A: 512MB/1024MB DDR3





Placement has to be close to VRAM














LCDVCC



back light




7,8,9,10,11,13,14,15,22,23,25,26,27,28,29,30,31,32,34,35,36,37,38,42,43,44,45
+3V
+15V
+3VPCU
VIN



CODEC(ADO)

Close to CODEC




ALC269Q-VB6-GR (LQFP-48)

Close to CODEC


DIGITAL

ANALOG


INTERNAL MIC




Codec Power(ADO)




Earphone(AMP)




HDA Power(ADO)




System MIC(AMP)



Speaker(AMP)




PC BEEP






USB2.0*3

USB#1 Daughter board




UBS3.0 non-stuff CN23



USB#0 Left




USB#2 Right




BLUETOOTH



REAR USB PORT X1



SUY USB3.0: DFHS09FR063






Copy From ZN7




For debug only.
Don't connect to
system SMBus

Near PCIe Slot



X'tal 25MHz




Crystal foot print must be reserved
in case 25MHz clock from clock
generator is not stable enough.

For USB3.0


Remove SUSD turn on switch (From PCU to SUS)
(Used +3V_S5 power plane)

Power circuit (+1.05_SUS)

For USB3.0



Vout = 0.8(1+R1/R2)




Clock Mode strap	R9287	R9307
48MHz	X	X
24MHz	X	O
12MHz	O	X
12MHz (Crystal)	O	O


Note:


SD/MMC	MS	XD
SP1	SD D7	XD RDY
SP2	SD D6	XD RE#
SP3	SD D5	XD CE#
SP4	SD D4	XD WE#
SP5	MS BS	XD CLE
SP6	MS D5	XD ALE
SP7	MS D1	XD WP#
SP8	MS D4	XD D0
SP9	MS D0	XD D1
SP10	MS D2	XD D2
SP11	MS D6	XD D3
SP12	MS D3	XD D4
SP13	MS D7	XD D5
SP14	MS CLK	XD D6
SP15	SD WP	XD D7

For RTS5139
SD,MS 4bit only



MiniCard WLAN connector










PROJECT : KL6A


Quanta Computer Inc.

Size Custom	Document Number FAN /THERMAL	Rev 1A
Date: Friday, October 29, 2010		Sheet 32 of 47





KEYBOARD




Touch pad



7,8,11,22,23,26,27,32,34,35,36,37,38,45 +5V
7,8,24,25,27,34,35,37,38,40,41 +3VPCU






Screw for ME


CPU BKT

WLAN







SMT NUT H=4/7mm


VGA




SMT NUT H=4/7mm



EMI suggestion



B-08








ESD suggestion



PROJECT : KL6A


Quanta Computer Inc.


Size Custom	Document Number HOLD & SKEW	Rev 1A
Date: Friday, October 29, 2010	Sheet 36 of 47	

+3V, +5V, +1.5V**3V_S5, 5V_S5****LANVCC**












GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	GFX_CORE(N12P-GE)
0	0	0.85V
1	0	0.95V
0	1	0.975V
1	1	1V







KL6A / Z470 Huron River Schematic EC Tracking Record A (for SIV --> SIT,C)October 18, 2010

[illegible]

	PROJECT : KL6A		
	Quanta Computer Inc.		
Size Custom	Document Number EC Tracking Record A	Rev 1A	
Date: Friday, October 29, 2010	Sheet 47 of 47		