






LZ3/LZ3A (Z580) Intel Chief River Platform (Optimus) Block Diagram



PEG\_COMP connect to PIN H22&J22 W:4mils/S:15mils/L: 500mils.  
PEG\_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils.

[illegible]

0.14F AC coupling Caps for PCIE GEN3

0.14F AC coupling Caps for PCIE GEN3



**PEG\_ICOMP1 and ICOMP0 signals** should be routed within 500 mils typical impedance = 43 mohms PEG\_ICOMP0 signals should be routed within 500 mils typical impedance = 14.5 mohms

+1.05V\_PCH1    **R877**    **24BF-4**    **PEG\_COMP**

**PEG\_ICOMP1**    **R876**    **24BF-4**    **ICOMP0**

+1.05V\_PCH1    **R879**    **24BF-4**    **eDP\_COMP1**

+1.05V\_PCH1    **R878**    **24BF-4**    **eDP\_COMP0**

**eDP\_COMP0 and ICOMP0 signals** should be shorted near balls & routed with typical impedance <25 mohms

**PEG\_ICOMP1 and ICOMP0 signals** should be routed within 500 mils typical impedance = 43 mohms PEG\_ICOMP0 signals should be routed within 500 mils typical impedance = 14.5 mohms

+1.05V\_PCH1    **R877**    **24BF-4**    **PEG\_COMP**


**PEG\_ICOMP1**    **R876**    **24BF-4**    **ICOMP0**


+1.05V\_PCH1    **R879**    **24BF-4**    **eDP\_COMP1**

+1.05V\_PCH1    **R878**    **24BF-4**    **eDP\_COMP0**

**eDP\_COMP0 and ICOMP0 signals** should be shorted near balls & routed with typical impedance <25 mohms








## Ivy Bridge Processor (RESERVED, CFG)

| UB81 |      | UB81 |      |
|------|------|------|------|
| A735 | V551 | A735 | V551 |
| A732 | V552 | A732 | V552 |
| A733 | V553 | A733 | V553 |
| A734 | V554 | A734 | V554 |
| A735 | V555 | A735 | V555 |
| A736 | V556 | A736 | V556 |
| A737 | V557 | A737 | V557 |
| A738 | V558 | A738 | V558 |
| A739 | V559 | A739 | V559 |
| A740 | V560 | A740 | V560 |
| A741 | V561 | A741 | V561 |
| A742 | V562 | A742 | V562 |
| A743 | V563 | A743 | V563 |
| A744 | V564 | A744 | V564 |
| A745 | V565 | A745 | V565 |
| A746 | V566 | A746 | V566 |
| A747 | V567 | A747 | V567 |
| A748 | V568 | A748 | V568 |
| A749 | V569 | A749 | V569 |
| A750 | V570 | A750 | V570 |
| A751 | V571 | A751 | V571 |
| A752 | V572 | A752 | V572 |
| A753 | V573 | A753 | V573 |
| A754 | V574 | A754 | V574 |
| A755 | V575 | A755 | V575 |
| A756 | V576 | A756 | V576 |
| A757 | V577 | A757 | V577 |
| A758 | V578 | A758 | V578 |
| A759 | V579 | A759 | V579 |
| A760 | V580 | A760 | V580 |
| A761 | V581 | A761 | V581 |
| A762 | V582 | A762 | V582 |
| A763 | V583 | A763 | V583 |
| A764 | V584 | A764 | V584 |
| A765 | V585 | A765 | V585 |
| A766 | V586 | A766 | V586 |
| A767 | V587 | A767 | V587 |
| A768 | V588 | A768 | V588 |
| A769 | V589 | A769 | V589 |
| A770 | V590 | A770 | V590 |
| A771 | V591 | A771 | V591 |
| A772 | V592 | A772 | V592 |
| A773 | V593 | A773 | V593 |
| A774 | V594 | A774 | V594 |
| A775 | V595 | A775 | V595 |
| A776 | V596 | A776 | V596 |
| A777 | V597 | A777 | V597 |
| A778 | V598 | A778 | V598 |
| A779 | V599 | A779 | V599 |
| A780 | V600 | A780 | V600 |
| A781 | V601 | A781 | V601 |
| A782 | V602 | A782 | V602 |
| A783 | V603 | A783 | V603 |
| A784 | V604 | A784 | V604 |
| A785 | V605 | A785 | V605 |
| A786 | V606 | A786 | V606 |
| A787 | V607 | A787 | V607 |
| A788 | V608 | A788 | V608 |
| A789 | V609 | A789 | V609 |
| A790 | V610 | A790 | V610 |
| A791 | V611 | A791 | V611 |
| A792 | V612 | A792 | V612 |
| A793 | V613 | A793 | V613 |
| A794 | V614 | A794 | V614 |
| A795 | V615 | A795 | V615 |
| A796 | V616 | A796 | V616 |
| A797 | V617 | A797 | V617 |
| A798 | V618 | A798 | V618 |
| A799 | V619 | A799 | V619 |
| A800 | V620 | A800 | V620 |
| A801 | V621 | A801 | V621 |
| A802 | V622 | A802 | V622 |
| A803 | V623 | A803 | V623 |
| A804 | V624 | A804 | V624 |
| A805 | V625 | A805 | V625 |
| A806 | V626 | A806 | V626 |
| A807 | V627 | A807 | V627 |
| A808 | V628 | A808 | V628 |
| A809 | V629 | A809 | V629 |
| A810 | V630 | A810 | V630 |
| A811 | V631 | A811 | V631 |
| A812 | V632 | A812 | V632 |
| A813 | V633 | A813 | V633 |
| A814 | V634 | A814 | V634 |
| A815 | V635 | A815 | V635 |
| A816 | V636 | A816 | V636 |
| A817 | V637 | A817 | V637 |
| A818 | V638 | A818 | V638 |
| A819 | V639 | A819 | V639 |
| A820 | V640 | A820 | V640 |
| A821 | V641 | A821 | V641 |
| A822 | V642 | A822 | V642 |
| A823 | V643 | A823 | V643 |
| A824 | V644 | A824 | V644 |
| A825 | V645 | A825 | V645 |
| A826 | V646 | A826 | V646 |
| A827 | V647 | A827 | V647 |
| A828 | V648 | A828 | V648 |
| A829 | V649 | A829 | V649 |
| A830 | V650 | A830 | V650 |
| A831 | V651 | A831 | V651 |
| A832 | V652 | A832 | V652 |
| A833 | V653 | A833 | V653 |
| A834 | V654 | A834 | V654 |
| A835 | V655 | A835 | V655 |
| A836 | V656 |      |      |



The CFG signals have a default value of '1' if not terminated on the board.

|                                    | 1                                                     | 0                                            |
|------------------------------------|-------------------------------------------------------|----------------------------------------------|
| CFG2<br>(PEG Static Lane Reversal) | Normal Operation                                      | Lane Reversed                                |
| CFG4<br>(DP Presence Strap)        | Disable; No physical DP attached to eDP               | Enable; An ext DP device is connected to eDP |
| CFG7<br>(PEG Defer Training)       | PEG train immediately following xORESETB de assertion | PEG wait for BIOS training                   |




| CFG[6:5] (PCIe Port Bifurcation Straps)

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```



 PROJECT : LZ2A  
Quanta Computer Inc.

|       |                             |               |
|-------|-----------------------------|---------------|
| Size  | Document Number             | Rev           |
|       | <b>IVY Bridge 4/4</b>       | 1A            |
| Date: | Thursday, December 01, 2011 | Sheet 5 of 43 |


Cougar Point/Panther Point (DMI, FDI, PM)





Cougar Point/Panther Point (LVDS, DDI)




DPWROK FOR DSW (DEEP S3)




System PWR\_OK (CLG)




PCH Pull-high/low (CLG)




## RTC Circuitry(RTC)




## HDA Bus(CLG)



## PCH Dual SPI (CLG)





## PCH2 (CLG)



## PCH Strap Table

| Pin Name       | Strap description               | Sampled | Configuration                                                     |               |
|----------------|---------------------------------|---------|-------------------------------------------------------------------|---------------|
| SPKR           | No reboot mode setting          | PWROK   | 0 = Default (weak pull-down 20K)<br>1 = Setting to No-Reboot mode | +3V_PCH_SPI_1 |
| GNT3# / GPIO55 | Top-Block Swap Override         | PWROK   | 0 = "top-block swap" mode<br>1 = Default (weak pull-up 20K)       | +3V_PCH_SPI_1 |
| INTVRMEN       | Integrated 1.05V VRM enable     | ALWAYS  | Should be always pull-up                                          | +3V_PCH_SPI_1 |
| GNT1# / GPIO51 | Boot BIOS Selection 1 [bit-1]   | PWROK   |                                                                   | +3V_PCH_SPI_1 |
| GPIO19         | Boot BIOS Selection 0 [bit-0]   | PWROK   |                                                                   | +3V_PCH_SPI_1 |
| HDA_SDO        | Flash Descriptor Security       | RSMRST  | 0 = Override<br>1 = Default (weak pull-up 20K)                    | +3V_PCH_SPI_1 |
| DF_TVS         | DMIFDI Termination voltage      | PWROK   | 0 = Set to Vss<br>1 = Set to Vcc (weak pull-down 20K)             | +3V_PCH_SPI_1 |
| GPIO28         | On-die PLL Voltage Regulator    | RSMRST# | 0 = Disable<br>1 = Enable (Default)                               | +3V_PCH_SPI_1 |
| HDA_SYNC       | On-Die PLL VR Voltage Select    | RSMRST  | 0 = Support by 1.8V (weak pull-down)<br>1 = Support by 1.5V       | +3V_PCH_SPI_1 |
| GPIO8          | Integrated Clock Chip Enable    | RSMRST# | Should be pull-down (weak pull-up 20K)                            | +3V_PCH_SPI_1 |
| SPI_MOSI       | ITPM function Disable           | APWROK  | 0 = Default (weak pull-down 20K)<br>1 = Enable                    | +3V_PCH_SPI_1 |
| NV_ALE         | Intel Anti-Theft HDD protection | PWROK   | 0 = Disable (Internal pull-down 20kohm)                           | +3V_PCH_SPI_1 |


Figure 1. Schematic diagram of the experimental setup. The subject is seated in a chair and views the screen through a mirror. The screen displays the visual feedback of the hand position. The hand is positioned on a horizontal bar. The bar is connected to a motor system that can move the hand in the horizontal plane. The motor system is controlled by a computer. The computer also records the hand position and the force exerted by the hand. The force exerted by the hand is measured by a force transducer. The force transducer is connected to the motor system. The motor system is controlled by a computer. The computer also records the hand position and the force exerted by the hand. The force exerted by the hand is measured by a force transducer. The force transducer is connected to the motor system.



# Cougar Point/Panther Point (GPIO,VSS\_NCTF,RSVD)

6,7,8,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,45,43 2,6,7,8,10,27,31,34 +3V\_SS +3V

09



| Board ID For Function | ID1 GPIO6 | ID2 GPIO16 | ID3 GPIO13 |
|-----------------------|-----------|------------|------------|
| SDV                   | 0         | 0          | 0          |
| SIV                   | 0         | 0          | 1          |
| SIT                   | 0         | 1          | 0          |
| SVI                   | 0         | 1          | 1          |
| SOVP                  | 1         | 0          | 0          |

PCB\_LAYER\_ID:  
0-->6 layer  
1-->8 layer

System ID[0:1]  
-->LZ1 [0.0]  
-->LZ2 [0.1]  
-->LZ3 [1.0]

| SV_SET_UP   | High = Strong (Default)      |
|-------------|------------------------------|
| TEST SET UP | R194 10K 4 +3V<br>R185 10K 4 |

| HOST_ALERT#1 R | R466 1K 4 +3V_SS             |
|----------------|------------------------------|
| TEST SET UP    | R194 10K 4 +3V<br>R185 10K 4 |

| SWITCHABLE | UMA       |
|------------|-----------|
| Stuff      | R532 R533 |
| No Stuff   | R533 R532 |

| INTERME Crypto Transport Layer Security (TLS) cipher suite | Low = Disable (Default)  | High = Enable |
|------------------------------------------------------------|--------------------------|---------------|
| TEST SET UP                                                | R199 10K 4<br>R202 10K 4 |               |

| FDI TERMINATION VOLTAGE OVERRIDE | LOW - Tx, Rx terminated to same voltage |
|----------------------------------|-----------------------------------------|
| TEST SET UP                      | R491 100K 4 +3V<br>R486 10K 4           |

| DMI TERMINATION VOLTAGE OVERRIDE | Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT) |
|----------------------------------|----------------------------------------------------------------------|
| TEST SET UP                      | R491 100K 4 +3V<br>R486 10K 4                                        |

|               |                          |              |
|---------------|--------------------------|--------------|
| BIOS RECOVERY | High = Disable (Default) | Low = Enable |
| TEST SET UP   | R499 10K 4 +3V           | R501 10K 4   |

| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |

| BIOS REC    | High = Disable (Default)     | Low = Enable |
|-------------|------------------------------|--------------|
| TEST SET UP | R499 10K 4 +3V<br>R501 10K 4 |              |

| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |

| BIOS REC    | High = Disable (Default)     | Low = Enable |
|-------------|------------------------------|--------------|
| TEST SET UP | R499 10K 4 +3V<br>R501 10K 4 |              |

| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |

| BIOS REC    | High = Disable (Default)     | Low = Enable |
|-------------|------------------------------|--------------|
| TEST SET UP | R499 10K 4 +3V<br>R501 10K 4 |              |

| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |

| BIOS REC    | High = Disable (Default)     | Low = Enable |
|-------------|------------------------------|--------------|
| TEST SET UP | R499 10K 4 +3V<br>R501 10K 4 |              |

| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |

| BIOS REC    | High = Disable (Default)     | Low = Enable |
|-------------|------------------------------|--------------|
| TEST SET UP | R499 10K 4 +3V<br>R501 10K 4 |              |



| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |

| BIOS REC    | High = Disable (Default)     | Low = Enable |
|-------------|------------------------------|--------------|
| TEST SET UP | R499 10K 4 +3V<br>R501 10K 4 |              |


| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |



| BIOS REC    | High = Disable (Default)     | Low = Enable |
|-------------|------------------------------|--------------|
| TEST SET UP | R499 10K 4 +3V<br>R501 10K 4 |              |

| FDI OVRVLTG | LOW - Tx, Rx terminated to same voltage |
|-------------|-----------------------------------------|
| TEST SET UP | R491 100K 4 +3V<br>R486 10K 4           |






|      |         |         |
|------|---------|---------|
| U1A  |         |         |
| A7A2 | V55E159 | V55E259 |
| A7A6 | V55E160 | H46     |
|      |         | K18     |
|      | V55E161 | V55E261 |
|      | V55E162 | K26     |
| B11  | V55E163 | K39     |
| B12  | V55E164 | K46     |
| B13  | V55E165 | K1      |
| B14  | V55E166 | V55E265 |
| B17  | V55E167 | L12     |
| B27  | V55E168 | V55E266 |
| B37  | V55E169 | V55E270 |
| B43  | V55E170 | L20     |
| B49  | V55E171 | V55E271 |
| B53  | V55E172 | V55E268 |
| F45  | V55E173 | L28     |
| B17  | V55E174 | V55E272 |
| B16  | V55E175 | V55E270 |
| B17  | V55E176 | M12     |
| B22  | V55E177 | P16     |
| B22  | V55E178 | V55E273 |
| B22  | V55E179 | M18     |
| B22  | V55E180 | M2      |
| B22  | V55E181 | V55E274 |
| B22  | V55E182 | V55E275 |
| B22  | V55E183 | V55E276 |
| B24  | V55E184 | V55E277 |
| B26  | V55E185 | M32     |
| B30  | V55E186 | V55E278 |
| B30  | V55E187 | V55E279 |
| B30  | V55E188 | V55E280 |
| B4   | V55E189 | M38     |
| B4   | V55E190 | M4      |
| B46  | V55E191 | V55E282 |
| B46  | V55E192 | M6      |
| B46  | V55E193 | V55E283 |
| B46  | V55E194 | V55E284 |
| B46  | V55E195 | N18     |
| B46  | V55E196 | V55E285 |
| B46  | V55E197 | P30     |
| B46  | V55E198 | M67     |
| B46  | V55E199 | V55E287 |
| B46  | V55E200 | P18     |
| B46  | V55E201 | R2      |
| B46  | V55E202 | V55E289 |
| B46  | V55E203 | T30     |
| B46  | V55E204 | V55E291 |
| B46  | V55E205 | V55E292 |
| B46  | V55E206 | V55E293 |
| B46  | V55E207 | V55E294 |
| B46  | V55E208 | R4      |
| B46  | V55E209 | V55E295 |
| B46  | V55E210 | V55E296 |
| B46  | V55E211 | V55E297 |
| B46  | V55E212 | V55E298 |
| B46  | V55E213 | V55E299 |
| B46  | V55E214 | V55E300 |
| B46  | V55E215 | V55E301 |
| B46  | V55E216 | V55E302 |
| B46  | V55E217 | T46     |
| B46  | V55E218 | V55E303 |
| B46  | V55E219 | V55E304 |
| B46  | V55E220 | V55E305 |
| B46  | V55E221 | V55E306 |
| B46  | V55E222 | V55E307 |
| B46  | V55E223 | V55E308 |
| B46  | V55E224 | V55E309 |
| B46  | V55E225 | V55E310 |
| B46  | V55E226 | V55E311 |
| B46  | V55E227 | V55E312 |
| B46  | V55E228 | V55E313 |
| B46  | V55E229 | V55E314 |
| B46  | V55E230 | V55E315 |
| B46  | V55E231 | V55E316 |
| B46  | V55E232 | V55E317 |
| B46  | V55E233 | V55E318 |
| B46  | V55E234 | V55E319 |
| B46  | V55E235 | V55E320 |
| B46  | V55E236 | V55E321 |
| B46  | V55E237 | V55E322 |
| B46  | V55E238 | V55E323 |
| B46  | V55E239 | V55E324 |
| B46  | V55E240 | V55E325 |
| B46  | V55E241 | B628    |
| B46  | V55E242 | N32     |
| B46  | V55E243 | A2      |
| B46  | V55E244 | V55E329 |
| B46  | V55E245 | V55E330 |
| B46  | V55E246 | A47     |
| B46  | V55E247 | B33     |
| B46  | V55E248 | B33     |
| B46  | V55E249 | B33     |
| B46  | V55E250 | B33     |
| B46  | V55E251 | B33     |
| B46  | V55E252 | B33     |
| B46  | V55E253 | B33     |
| B46  | V55E254 | B33     |
| B46  | V55E255 | B33     |
| B46  | V55E256 | B33     |
| B46  | V55E257 | B33     |
| B46  | V55E258 | B33     |
| B46  | V55E259 | B33     |
| B46  | V55E260 | B33     |
| B46  | V55E261 | B33     |
| B46  | V55E262 | B33     |
| B46  | V55E263 | B33     |
| B46  | V55E264 | B33     |
| B46  | V55E265 | B33     |
| B46  | V55E266 | B33     |
| B46  | V55E267 | B33     |
| B46  | V55E268 | B33     |
| B46  | V55E269 | B33     |
| B46  | V55E270 | B33     |
| B46  | V55E271 | B33     |
| B46  | V55E272 | B33     |
| B46  | V55E273 | B33     |
| B46  | V55E274 | B33     |
| B46  | V55E275 | B33     |
| B46  | V55E276 | B33     |
| B46  | V55E277 | B33     |
| B46  | V55E278 | B33     |
| B46  | V55E279 | B33     |
| B46  | V55E280 | B33     |
| B46  | V55E281 | B33     |
| B46  | V55E282 | B33     |
| B46  | V55E283 | B33     |
| B46  | V55E284 | B33     |
| B46  | V55E285 | B33     |
| B46  | V55E286 | B33     |
| B46  | V55E287 | B33     |
| B46  | V55E288 | B33     |
| B46  | V55E289 | B33     |
| B46  | V55E290 | B33     |






|                                       |             |             |
|---------------------------------------|-------------|-------------|
|                                       | STD 4H      | STD 8H      |
| FOX                                   |             |             |
| LTK                                   | DGMK4000004 | DGMK4000097 |
| SUY                                   |             |             |
| MLX                                   | DGMK4000011 | DGMK4000080 |
| Standard 8H type:DDR-C-2013310-204p-1 |             |             |










SW: Stuff  
UMA: Non-Stuff


Q15  
DIS@ME2N7002E








| GPU                             | Signal/Rail  | Stuffing Option                          |
|---------------------------------|--------------|------------------------------------------|
| H13P-GT/-GS/-LP,<br>H14P-Q1/-Q3 | I2C and GPIO | No stuff FET<br>Stuff OQ bypass resistor |
|                                 | 3V3MISC      | Stuff FET<br>No stuff OQ bypass resistor |
| Other H13P and H13M             | I2C and GPIO | Stuff FET<br>No stuff OQ bypass resistor |
|                                 | 3V3MISC      | No stuff FET<br>Stuff OQ bypass resistor |





| NVVD0 Table | N33M-GE1-A1 (GF119) | N13P-GL-A1 (GF108) | N13P-GS-A1 (OK107) |
|-------------|---------------------|--------------------|--------------------|
|             | NVVD0 (0.9V)        | NVVD0 (0.95V)      | NVVD0 (0.9V)       |
| GPU_VID0    | 0 (R66)             | 0 (R66)            | 0 (R66)            |
| GPU_VID1    | 0 (R62)             | 0 (R62)            | 0 (R62)            |
| GPU_VID2    | 0 (R58)             | 1 (R59)            | 0 (R58)            |
| GPU_VID3    | 0 (R51)             | 1 (R54)            | 0 (R51)            |
| GPU_VID4    | 1 (R71)             | 0 (R43)            | 1 (R71)            |
| GPU_VID5    | 1 (R389)            | 1 (R389)           | 1 (R389)           |

[illegible]


| Bail Number | N13P-PCS-/GL-/MS1 Signal Names | N13M-GE1 Signal Names | N13P-GW / N13M-GS Signal Names | N13P-GT-/GS-/LP and N14P-Q1-/Q3 Signal Names | Comment                                          |
|-------------|--------------------------------|-----------------------|--------------------------------|----------------------------------------------|--------------------------------------------------|
| L3          | CEC                            | HC                    | HC                             | HC                                           | Place a 10k pull-up to 2V3 on N13P-PCS-/GL-/MS1. |








Change to KL6/BC HDMI CONN





HDMI Hot-PLUG to EC and GPU

For ESD






EMI reserve for HDMI











**LCDVCC**



[back light](#)





|                                                                                                                                                                                                                           |                             |           |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-----------|
|  <div style="display: inline-block; vertical-align: middle;"> <p><b>PROJECT : LZ2A</b></p> <p><b>Quanta Computer Inc.</b></p> </div> |                             |           |
| Size<br>Custom                                                                                                                                                                                                            | Document Number<br>LCD CONN | Rev<br>1A |
| Date: Thursday, December 01, 2011                                                                                                                                                                                         | Sheet 23 of 43              |           |




- \* C5119 to C5123 are for U5006 VDD12 pins-- 10, 13, 30, 36, 39

Reserve for Surge  
Line to GND Gas Tube Discharge


|                                                                                                                                                                                       |                                             |                  |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|------------------|
|  <div style="text-align: center;"> <b>PROJECT : LZ2A</b><br/> <b>Quanta Computer Inc.</b> </div> |                                             |                  |
| Size<br>Custom                                                                                                                                                                        | Document Number<br><b>RTL8111F/RTL8105E</b> | Rev<br><b>1A</b> |
| Date:<br>Thursday, December 01, 2011                                                                                                                                                  | Sheet<br>24 of 44                           |                  |

**Codec Power(ADO)**


### Earphone(AMP)

**HDA Power(ADO)**


\*Intel HDA Either +1.5V\_S5 or +3V\_S5




### System MIC(AMP)




**Speaker(AMP)**




**PC BEEP**







SATA ODD Connector.







USB3.0\*2




USB2.0\*1




A vertical bar is divided into four segments labeled A, B, C, and D from top to bottom. Segment B contains a right-pointing arrow.

[illegible]


# CCD BOARD



## Touch pad



## MMB




6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,31,32,33,34,37,38,41,42,43  
7,10,21,22,29,26,29,33,34  
23,26,34,36,43

+3V  
+5V  
+15V



30

## BLUETOOTH



PROJECT : LZ2A  
Quanta Computer Inc.

| Size   | Account Number              | Rev            |
|--------|-----------------------------|----------------|
| Custom | CCD/TP/BT/MMB               | 1A             |
| Date:  | Thursday, December 01, 2011 | Sheet 30 of 43 |

Figure 1: Pin connections for the 220P850V 4. The diagram shows two main sections: a left section for pins MX1 through MX17 and a right section for MY1 through MY17. Each section lists the pin number, the component it connects to (e.g., MX1, MX2, etc.), and the corresponding component on the other side of the connector (e.g., MY11, MY12, etc.). A dashed line separates the two sections, with the text "For EMI request" below it. The bottom section shows the connection for the 220P850V 4 component, with pins MX1 and MY17 connected to the CS2 and CS18 pins respectively.

The schematic diagram illustrates the LED control circuit, showing the connection of various LEDs to the system's power and control lines. The circuit includes a battery section with green and amber LEDs, a power/suspend section with a white LED, and a caps section with a white LED. The LEDs are connected to the system's power and control lines through resistors and current sources.

**LEDs and their connections:**

- BATLED\_GREEN\_LED# R:** Connected to BATLED\_GREEN\_LED# I through resistor R344 (150.6).
- BATLED\_AMBER\_LED# R:** Connected to BATLED\_AMBER\_LED# I through resistor R345 (150.6).
- WHITE LED:** Connected to PWR\_WHITE# R through resistor R354 (75.6).
- RIGHT-ANGLE-LED:** Connected to CAPS\_LED# R through resistor R346 (75.6).

**Power and Control Lines:**

- Battery:** +3V\_SS, +3V, +3V\_SS.
- Power/suspend LED:** +3VPCU.
- Caps LED:** +3V.

**Resistors and Current Sources:**


- R344, R345, R346:** Resistors (150.6, 150.6, 75.6).
- R354:** Resistor (75.6).
- RV20, RV19, RV21:** Current sources (TVMOGSRSM411R).

**Other components:**




- Q11:** LTC4049BFSRL.
- LED2, LED1, LED3:** LEDs.

[illegible]

|                                 |                                  |           |
|---------------------------------|----------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>KB/PB/LED/CRB | Rev<br>1A |
| Date: Friday, December 02, 2011 | Sheet 31 of 43                   |           |




# Screw for ME




33


## For ESD





## For EMI




| PROJECT : LZ2A       |                             |       |          |
|----------------------|-----------------------------|-------|----------|
| Quanta Computer Inc. |                             |       |          |
| Size B               | Document Number             | Rev   | 1A       |
| HOLD/SKEW/ESD/EMI    |                             |       |          |
| Date:                | Thursday, December 01, 2011 | Sheet | 33 of 43 |




## 3V\_S5, 5V\_S5



## LANVCC





|                                |        |
|--------------------------------|--------|
| 23,33,35,37,38,39,41,42        | VIN    |
|                                | 5V_AL  |
|                                | 3V_AL  |
|                                | REF    |
| 10,34,35,37,38,39,40,41,42,43  | +5VPCU |
| 23,29,30,34,43                 | +15V   |
| 6,7,23,24,26,27,31,32,34,36,40 | +3VPCU |

