

Compal Confidential

JDW50/JDY70 Schematics Document


Intel Merom Processor with Crestline(PM945/GM945) + DDRII + ICH7M
(With ATI MXM/B)

2007-4-12

REV: 0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size B	Document Number JDW50/JDYL70 M/B LA-3771P Rev 0.2
				Date: Monday, April 16, 2007	Sheet 1 of 44

Model Name : JDW50/70
File Name : LA-3771P



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail for SB	ON	ON	X
+3V_LAN	3.3V power rail for LAN	ON	ON	X
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
Card Reader	AD16	0	PIRQE

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADI ADM1032	1001 100X b
EEPROM(24C16/02)	1010 000X b		
GMT G781-1	1001 101X b		

ICH7M SM Bus address

Device	Address
Clock Generator (ICS9LPRS365)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel



Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Option Table



BTO Item	BOM Structure
Discrete	PM@
UMA	GM@
DVI	DVI@
SATA*1	SATA*1@
SATA*2	SATA*2@
Dbg	Dbg@





YONAH

POWER, GROUND, RESERVED SIGNALS AND NC

FOX_PZ47903-2741-42_YONAH




+CPU-CORE Decoupling	C,uF	ESR, mohm	ESL,nH
SPCAP, Polymer	6X330uF	9m ohm/6	1.8nH/6
MLCC 0805 X5R	32X22uF	3m ohm/32	0.6nH/32





TRACE CLOSELY CPU < 0.5"

COMP0, COMP2 layout : Width 18mils and Space 25mils (27.40hms)
COMP1, COMP3 layout : Space 25mils (550hms)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Merom (2/2)	
Size B	Document Number	JDW50/JDYL70 M/B LA-3771P		Rev	0.2
Date:	Monday, April 16, 2007	Sheet	5	of	44








CALISTOGA_FCBGA1466-D
PM@

Security Classification		Compal Secret Data		Title	
Issued Date	2007/1/15	Deciphered Date	2007/10/4	Size B	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				JDW50/JDYL70 M/B LA-3771P	Rev 0.2
				Date: Monday, April 16, 2007	Sheet 9 of 44

```
CFG[3:17] have internal pull up
CFG[19:18] have internal pull down
```



6 CFG5 R564 1 2 @ 2.2K 0402 5%

6 CFG7 R565 1 2 @ 2.2K 0402 5%

6 CFG9 R566 1 2 @ 2.2K 0402 5%

6 CFG11 R567 1 2 @ 2.2K 0402 5%

6 CFG12 R568 1 2 @ 2.2K 0402 5%

6 CFG13 R569 1 2 @ 2.2K 0402 5%

6 CFG16 R570 1 2 @ 2.2K 0402 5%


6 CFG18 R571 1 2 @ 1K 0402 5%


6 CFG19 R572 1 2 @ 1K 0402 5%



6 CFG20 R573 1 2 @ 1K 0402 5%

+3V5

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/10/4	Title Calistoga (5/6)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number JDW50/JDYL70 M/B LA-3771P	Rev 0.1
				Date:	Monday, April 16, 2007	Sheet 10 of 44














































Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	DDRII-SODIMM1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16, 2007	Sheet 13 of 44

FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	0	1	133	100	33.3
0	1	1	166	100	33.3

Table : ICS9LPR325

	0	1
**SEL_PC15/REF1	CLKREQ3#	33.3MHz PCICLK5
**SEL_PC16/PCICLK1	CLKREQ5#	33.3MHz PCICLK6
**SEL_24M/PCICLK2	TESTMODE	24MHz Output
**SEL_48M/PCICLK3	CLKREQ7#	48MHz_1 Output
ITP_EN/PCICLK_F0	SRC pair	CPU_ITP pair


**SEL_24M/PCICLK2=0=TESTMODE
**SEL_PC16/PCICLK1=0=CLKREQ5#








Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/10/4	Title
				Clock Generator
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B
				Document Number
				JDW50/JDYL70 M/B LA-3771P
				Rev 0.2
				Date: Monday, April 16, 2007
				Sheet 14 of 44

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	MXM Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.2
				JDW50/JDYL70 M/B LA-3771P		
				Date	Monday, April 16, 2007	Sheet 15 of 44


LCD POWER CIRCUIT



LCD/PANEL BD. Conn.




DVI-D Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	LVDS & DVI Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.2
				JDW50/JDYL70 M/B LA-3771P	
Date	Monday, April 16, 2007		Sheet	16	of 44


CRT Connector






Place closed to chipset






TV-OUT Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2007/1/15	Deciphered Date	2007/12/25	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					CRT & TV-OUT Connector			
					Size B	Document Number		Rev 0.2
					JDW50/JDYL70 M/B LA-3771P			
					Date	Monday, April 16, 2007	ISheet 17 of 44	




Boot BIOS Strap		
PCI_GNT#5	PCI_GNT#4	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IC7M(1/4)-PCI	
Size	Document Number	Rev		0.2	
Date:	Monday, April 16, 2007	Sheet	18	of	44







High: CRT Plugged



For Express Card

For PCIE LAN

For Wireless LAN



U42D

U42D

U42D



U42D

U42D


U42D

U42D


U42D



Within 500 mils




No used Integrated LAN, connecting to PLT_RST#





USB Conn.
New Card
USB Conn.
CMOS Camera
USB/B
Bluetooth
USB/B
Mini Card(WLAN)

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/1/15				Deciphered Date			
2007/12/25				2007/12/25				Title			
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IJDW50/(3/4)-USB,GPIO,PCIE				Rev			
Date: Monday, April 16, 2007				Sheet 20 of 44				1			



IDE_CSEL
Grounding for Master (When use SATA HDD)
Open or High for Slaver (Normal)




19 SATA_DTX_C_IRX_N0 SATA DTX_C_IRX_N0 1 2 SATA DTX_IRX_N0
C566 3900P_0402_50V7K

19 SATA_DTX_C_IRX_P0 SATA DTX_C_IRX_P0 1 2 SATA DTX_IRX_P0
C562 3900P_0402_50V7K


19 SATA_DTX_C_IRX_P1 SATA DTX_C_IRX_P1 1 2 SATA DTX_IRX_P1
SATA2@ C541 3900P_0402_50V7K

19 SATA_DTX_C_IRX_N1 SATA DTX_C_IRX_N1 1 2 SATA DTX_IRX_N1
SATA2@ C539 3900P_0402_50V7K




2nd HDD for 17"

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title HDD & ODD Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number JDW50/JDYL70 M/B LA-3771P	Rev 0.1
				Date: Monday, April 16, 2007	Sheet 22	of 44






LAN BCM5787M




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	LAN BCM5787M		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1	
				JDW50/JDYL70 M/B LA-3771P			
				Date: Monday, April 16, 2007	Sheet 24 of 44		

LAN BCM5787M



Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2006/12/25		Deciphered Date		2007/12/25		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LAN Magnetic & RJ45/RJ11						
						Size B	Document Number			JDW50/JDYL70 M/B LA-3771P		Rev 0.2
						Date:		Monday, April 16, 2007		Sheet 25 of 44		


For Wireless LAN




For MINICARD Port80 Debug

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

LPC Debug Port





To USB/B Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MINI CARD (WLAN & TV-Tuner)	
				Size B	Rev 0.2
				Document Number	JDW50/JDYL70 M/B LA-3771P
				Date:	Monday, April 16, 2007
				Sheet	26 of 44


New Card Power Switch




New Card Socket (Left/TOP)




Bluetooth Conn.



USB CONN. (Stack-up Type)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title NEW CARD & USB Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Revision 0.2
				Document Number JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16, 2007 Sheet 27 of 44	



3V ALW

R465
100K_0402_5%

AD B1D0

R464
18K_0402_5%

C565
0.1U_0402_16V4Z


EC CRY1

C538
10P_0402_50V8J




EC CRY2

C540
10P_0402_50V8J

X2
32.768KHz_12.5P_MC-306




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	EC ENE KB926		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				EC ENE KB926		
				Size B	Document Number	Rev
				JDW50/JDYL70 M/B LA-3771P		
				Date:	Monday, April 16, 2007	Sheet 28 of 44




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector		
				Size B	Document Number	Rev 0.2
				JDW50/JDYL70 M/B LA-3771P		
Date:	Monday, April 16, 2007	ISheet	29 of 44			

Power Button



ON/OFF switch




HDA MDC Conn.




Power ON Circuit



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/1/15				Deciphered Date			
2007/1/15				2007/12/25				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power OK, Reset and RTC Circuit, TP				Size B			
								Document Number			
								JDW50/JDYL70 M/B LA-3771P			
								Date: Monday, April 16, 2007			
								Rev 0.2			
								Sheet 30 of 44			





HD Audio Codec




Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
	5.1K	PORT-D (PIN 35, 36)
SENSE B	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)

28.7K for Module Design (VDDA = 4.702)
(output = 250 mA)




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2006/12/25				Deciphered Date			
2006/12/25				2007/12/25				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec ALC268				J5W50/JDYL70 M/B LA-3771P			
Date: Monday, April 16, 2007				Sheet 31 of 44				Rev 0.2			




To AUDIO/B Connector


Int MIC Conn.




Volume Control Circuit




Int. Speaker Conn.




S/PDIF Out JACK
LINE Out/Headphone Out



LINE-IN JACK





MIC JACK










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16, 2007	Rev 0.2
				Sheet 32 of 44	




FAN1 Conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/1/15		Deciphered Date	
2007/12/25		2007/12/25		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		FAN & Screw Hole		Rev	
Size B		Document Number		JDW50/JDYL70 M/B LA-3771P	
Date:		Monday, April 16, 2007		Sheet 33 of 44	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16, 2007	Rev 0.2
				[Sheet 34 of 44]	



ACIN



Precharge detector

	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V


BATT ONLY

Precharge detector

	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	DCIN/DECTOR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDY70	LA3771P
				Date:	Monday, April 16, 2007
				Sheet	35 of 44
				Rev	0.2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	+5VALWP/+3VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	JDW50/JDY70 LA3771P
				Date:	Monday, April 16, 2007
				Sheet	36 of 44
				Rev	0.1

Iada=0~4.74A (90W)

$$ADP_I = 19.9 \times I_{\text{adapter}} \times R_{\text{sense}}$$



$$CP = 85\% \times I_{\text{ada}} ; CP = 4.07A$$



CP mode
 $I_{\text{input}} = (1/0.02) \times ((0.05 \times V_{\text{aclim}}) / 2.39 + 0.05)$
 where $V_{\text{aclim}} = 1.502V$, $I_{\text{input}} = 4.07A$
 $V_{\text{aclim}} = 2.39 \times ((10K // 152K) / ((5.76K // 152K) + (10K // 152K)))$
 $= 1.502V$

CC=0.6~4.48A
 $I_{\text{REF}} = 0.7224 \times I_{\text{charge}}$
 $I_{\text{REF}} = 0.43V \sim 3.24V$





BATT Type	Charging Voltage (0x15)	3S/4S#	CHGSEL	CV mode
2800mAH 4S pack	17400mV	LOW	LOW	17.20V
2800mAH 3S pack	13050mV	HIGH	LOW	12.90V
Normal 4S LI-ON Cells	16800mV	LOW	HIGH	16.80V
Normal 3S LI-ON Cells	12600mV	HIGH	HIGH	12.60V
Wake up charge while no communication	-	HIGH	HIGH	12.60V



OVP voltage :
 LI-4S : 18.0V -- BATT-OVP = 2.677V
 BATT-OVP = 0.1487 * BATT+
 LI-3S : 13.50V -- BATT-OVP = 2.007V
 BATT-OVP = 0.1487 * BATT+









PH1 under CPU botten side :
 CPU thermal protection at 90 degree C
 Recovery at 70 degree C

SUYIN_200275MR007G161ZL
 PJP2





Vin Detector			
Min.	typ.	Max.	
H-->L	16.976V	17.257V	17.728V
L-->H	17.430V	17.901V	18.384V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	BATTERY CONN. / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number JDW50/JDX70 LA3771P Rev 0.2
				Date:	Monday, April 16, 2007 Sheet 38 of 44



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+0.9VSP/+2.5VSP	
Size	Document Number	Rev		Date	
Custom	JDW50/JDY70 LA3771P	0.1		Monday, April 16, 2007	
Sheet		39		of 44	





VFB=0.5V, Ipeak=9.37A, Imax=6.559A

The current rating of +1.05VSP include +VCC_GFX current.

$V_o = VFB * (1 + PR146 / PR147) = 1.05V$

$Ton = (3.3E-12 * (PR142 + 37K) * (Vout / VBat)) + 50ns = 0.2391\mu s$

SI4810BDY: Rds(on) => Typ: 16mOhm

Max: 20mOhm

$Ivalleymin = 9 * 10E-6 * (PR145 / Rds(ON))_{max} * 1.5$

= 9 * 10E-6 * (34K / (0.02 * 1.5)) = 10.200A

$Ivalleymax = 11 * 10E-6 * (PR145 / Rds(ON))_{min} * 1.3$


$= 11 * 10E-6 * (34K / (0.016 * 1.3)) = 17.981A$

$Iripple = (vin - vout) * (Ton / L) = 4.292A, 1/2 Iripple = 2.146A$

$Iocp = Ivalley + Iripple / 2$

OCP ==> 12.346A ~ 20.127A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	+1.05VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	JDW50/JDY70 LA3771P 0.1 Rev
				Date:	Monday, April 16, 2007 Sheet 41 of 44



Valley current limit threshold : 19.5mV ~ 25.5mV

$$R_{cs} = R_{dcr} * (R_2 + R_3) / (R_1 + R_2 + R_3)$$

$$I_{valley} = V_{lim} / R_{cs}$$

$$I_{load} = I_{valley} + \Delta I_L / 2$$

Per phase, $I_{ocp} = 23.279A \sim 30.288A$

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2007/01/16		Deciphered Date		2008/01/16		Title	
								+CPU_CORE	
						Size		Document Number	Rev
						Custom	JDW50/JDY70	LA3771P	0.2
						Date: Monday, April 16, 2007		Sheet	42 of 44

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	EC GPIO pin modify	EC GPIO pin modify	0.1 ==> 0.2	8	DPST_PWM net modify	3/19	
2	clk frequency error	pin error	0.1 ==> 0.2	14	Q48,Q49,Q50 pin error		
3	EC add a GPIO pin	EC GPIO pin modify	0.1 ==> 0.2	16	del DPST_PWM net from North Bridge		
4	follow ICL50	follow ICL50	0.1 ==> 0.2	20	CRT_DET# net modify		
5	EMI request	EMI request	0.1 ==> 0.2	24	Add R477, R748		
6	ESD request	ESD request	0.1 ==> 0.2	25	reserve D30,D31		
7	test	test	0.1 ==> 0.2	26	reserve MINI1_LED#		
8	Blue LED issue	Blue LED issue	0.1 ==> 0.2	27	BT_LED# schematic modify		
9	EC GPIO pin modify	EC GPIO pin modify	0.1 ==> 0.2	28	EC GPIO pin define modify		
10	ESD request	ESD request	0.1 ==> 0.2	29	reserve C895 to C904		
11	easy short	easy short	0.1 ==> 0.2	30	change J1,J2 jumper sybmol to 0603 symbol		
12	ESD request	ESD request	0.1 ==> 0.2	31	Add R751,R752,R753		
13	chip issue	chip issue	0.1 ==> 0.2	32	U31 chip update version		
14	voice too small	modify gain value	0.1 ==> 0.2	32	change R472 form 39k to 30k ohm		
15	EMI request	EMI request	0.1 ==> 0.2	32	change R523,R524,R50,R38,R26,R28 for 0 ohm to bead		
16	DFX request	DFX request	0.1 ==> 0.2	33	del pjp15		
17	Wireless Lan S4 fail	Wireless Lan fail	0.2 ==> 0.3	26	del R756, add R757		
18	Wireless Lan S4 fail	Wireless Lan fail	0.2 ==> 0.3	26	change C906,C907 from 22u_1206 to 10u_0805		
19	Lead Free	non LP==>Lead Free	0.2 ==> 0.3	17	change C211,C510,C514,C216,C508,C515		
20	KBC version update	KBC version update	0.2 ==> 0.3	28	reserve 0.1u at pin 124		
21	SPDIF update	SPDIF circuit update	0.2 ==> 0.3	32	add q59,q60		
22	DFX	DFX issue	0.2 ==> 0.3	32	del JP13		
23							
24							
25							
26							
27							
28							
29							
30							

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Charger IC damage issue	Charger IC damage issue	0.2	40	Change PR161 from SD013220B80 to SD013200A80		
2	Charger IC damage issue	Charger IC damage issue	0.2	40	Change PR162 from SD013180A80 to SD013200A80		
3	Charger IC damage issue	Charger IC damage issue	0.2	40	Add PR197 SD013200A80		
4	Charger IC damage issue	Charger IC damage issue	0.2	40	Add PR198 SD013220B80		
5	Charger IC damage issue	Charger IC damage issue	0.2	40	Add PC133 SE026473K80		
6	Add EMI solution in charger.	Add EMI solution in charger.	0.3	40	Add PR199 SD001470B80(S RES 1/4 4.7 1206 5%).	04/01/07	PVT
7	Add EMI solution in charger.	Add EMI solution in charger.	0.3	40	Add PC163 SE074681K80(S CER CAP 680P 50V K X7R 0402)	04/01/07	PVT
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							