

Compal Confidential

JALA0 M/B Schematics Document

Intel Penryn Processor with Cantiga + DDRII + ICH9M

(With Ati & nVidia MXM/B)

2008-04-18


REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	D
				Document Number	401552
Date: Thursday, October 16, 2008				Sheet	1 of 50

Compal Confidential

Model Name : JALAO

File Name : LA-4221P



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552	Rev D
				Date	Thursday, October 16, 2008	Sheet 2 of 50

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail for SB	ON	ON	X
+3V_LAN	3.3V power rail for LAN	ON	ON	X
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
Cardbus OZ601	AD16	0	PIRQE

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
EEPROM(24C16/02)	1010 000X b
GPU(MXM/B)	1001 111X b

EC SM Bus2 address

Device	Address
ADT7421	1001 100X b
(LAN BCM5764M)	Reserved

ICH9M SM Bus address

Device	Address
Clock Generator (ICS9LPRS387)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM1	1001 010Xb
LAN BCM5764M	Reserved
(MINI CARD_WL_Robson)	Reserved

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V


BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	1A
5	
6	
7	


BTO Option Table

BTO Item	BOM Structure
Discrete_H	PM@
UMA	GM@
UMA_H	UMAGM@
UMA_L	UMAGL@
Kinabalu_H	MAIN@
Kinabalu_L	VALUE@
RTC Batt	45@
ICH9M BASE	ICH9MB@
ICH9M ENHANCE	ICH9ME@
SB ROM(2MB)	SPI2MB@
SB ROM(4MB)	SPI4MB@
iTPM enable	WITHITPM@
iTPM disable	WOITPM@
HDMI enable	HDMI@
HDMI GM DET	HDMIGM@
HDMI GL/PM DET	HDMILPM@



Kinabalu_L : UMA(GL) & w/o Dock & w/o Mini card 2 & w/o iTPM




Layout Note:
H_THERMDA&H_THERMDC Trace / Space = 10 / 10 mil





BSEL2	BSEL1	BSEL0	BCLK
0	0	0	266
0	1	0	200
0	1	1	166




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4221	
Date		Thursday, October 16, 2008		Sheet	4 of 50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date	Thursday, October 16, 2008
				Sheet	5 of 50





DVT CANTIGA GM: SA00001P930
(S IC EB88CTGM QR32 B0 FCBGA 1329 MCH GM)

PVT CANTIGA GM: SA00002JT10
(S IC AC88CTGM QT62 B2 FCBGA 1329 GMCH GM)





PVT2 CANTIGA GM: SA00002JT50
(S IC AC88CTGM QU36 B3 FCBGA 1329 GMCH GM)

Pre-MP CANTIGA GM: SA00002JTB0
(S IC AC82GM45 SLB94 B3 FCBGA1329 GM ABOI)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date	Thursday, October 16, 2008
				Sheet	7 of 50

PVT2_JALA0 (Add Management Engine JTAG pins)


All RSVD balls on GMCH should be left No Connect.




Pre-MP CANTIGA GM: SA00002JTBO
(S IC AC82GM45 SLB94 B3 FCBGA1329 GM ABOI)
PVT2 CANTIGA GM: SA00002JT50
(S IC AC82CTGM QU36 B3 FCBGA 1329 GMCH GM)

DVT CANTIGA GM: SA00001P930
(S IC EB88CTGM QR32 B0 FCBGA 1329 MCH GM)
PVT CANTIGA GM: SA00002JT10
(S IC AC88CTGM QT62 B2 FCBGA 1329 GMCH GM)

U30B



RSVD
DDR CLK/ CONTROL/ COMPENSATION
CLK
DMI
CF6
GRAPHICS VID
PM
ME
MISC
HDA



SM_DRAMRST# would be needed for DDR3 only

For Cantiga! 80 Ohm

20mil

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z


0.1u 0402 16V4Z

0.1u 0402 16V4Z

0.1u 0402 16V4Z

Strap Pin Table

CFG[2:0]	011 = FSB667 010 = FSB800 000 = FSB1067
CFG5	0 = DMI x 2 1 = DMI x 4 * (Default)
CFG6	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is Disabled * (Default)
CFG9	0 = Lane Reversal Enable 1 = Normal Operation * (Default)
CFG10	0 = PCIe Loopback Enable 1 = Disable * (Default)
CFG[13:12]	01 = All Z Mode Enabled 00 = Reserved 10 = XOR Mode Enabled 11 = Normal Operation * (Default)
CFG16	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled * (Default)
CFG19	0 = Normal Operation * (Default) 1 = DMI Lane Reversal Enable
CFG20 (PCIe/SDVO select)	0 = Only PCIe or SDVO is operational. (Default) 1 = PCIe/SDVO are operating simu.
SDVO_CTRLDATA	0 = No SDVO Card Present 1 = SDVO Card Present * (Default)
L_DDC_DATA	0 = LFP Disable 1 = LFP Card Present; PCIe disable * (Default)
DDPC_CTRLDATA	0 = Digital DisplayPort Disable 1 = Digital DisplayPort Device Present * (Default)



JALA0 (MCH Enable Strap for iTPM)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4221	
Rev D				401552	
Date: Thursday, October 16, 2008				Sheet 8 of 50	

14 DDRA_SDQ[0..63] < DDRA_SDQ[0..63]
14 DDRA_SDM[0..7] < DDRA_SDM[0..7]
14 DDRA_SMA[0..14] < DDRA_SMA[0..14]

15 DDRB_SDQ[0..63] < DDRB_SDQ[0..63]
15 DDRB_SDM[0..7] < DDRB_SDM[0..7]
15 DDRB_SMA[0..14] < DDRB_SMA[0..14]

U300D
DDRA_SDQ0 AJ38 SA_DQ_0
DDRA_SDQ1 AJ41 SA_DQ_1
DDRA_SDQ2 AN38 SA_DQ_2
DDRA_SDQ3 AM38 SA_DQ_3
DDRA_SDQ4 AJ36 SA_DQ_4
DDRA_SDQ5 AJ40 SA_DQ_5
DDRA_SDQ6 AM44 SA_DQ_6
DDRA_SDQ7 AM42 SA_DQ_7
DDRA_SDQ8 AN43 SA_DQ_8
DDRA_SDQ9 AN44 SA_DQ_9
DDRA_SDQ10 AU40 SA_DQ_10
DDRA_SDQ11 AT38 SA_DQ_11
DDRA_SDQ12 AN41 SA_DQ_12
DDRA_SDQ13 AN39 SA_DQ_13
DDRA_SDQ14 AU44 SA_DQ_14
DDRA_SDQ15 AU42 SA_DQ_15
DDRA_SDQ16 AV39 SA_DQ_16
DDRA_SDQ17 AY44 SA_DQ_17
DDRA_SDQ18 BA40 SA_DQ_18
DDRA_SDQ19 BD43 SA_DQ_19
DDRA_SDQ20 AV41 SA_DQ_20
DDRA_SDQ21 AY43 SA_DQ_21
DDRA_SDQ22 BB41 SA_DQ_22
DDRA_SDQ23 BC40 SA_DQ_23
DDRA_SDQ24 AY27 SA_DQ_24
DDRA_SDQ25 BD38 SA_DQ_25
DDRA_SDQ26 AV37 SA_DQ_26
DDRA_SDQ27 AT36 SA_DQ_27
DDRA_SDQ28 AY38 SA_DQ_28
DDRA_SDQ29 BB38 SA_DQ_29
DDRA_SDQ30 AV36 SA_DQ_30
DDRA_SDQ31 AW36 SA_DQ_31
DDRA_SDQ32 BD13 SA_DQ_32
DDRA_SDQ33 AU11 SA_DQ_33
DDRA_SDQ34 BC11 SA_DQ_34
DDRA_SDQ35 BA12 SA_DQ_35
DDRA_SDQ36 AU13 SA_DQ_36
DDRA_SDQ37 AV13 SA_DQ_37
DDRA_SDQ38 BD12 SA_DQ_38
DDRA_SDQ39 BC12 SA_DQ_39
DDRA_SDQ40 BB9 SA_DQ_40
DDRA_SDQ41 BA9 SA_DQ_41
DDRA_SDQ42 AU10 SA_DQ_42
DDRA_SDQ43 AV9 SA_DQ_43
DDRA_SDQ44 BA11 SA_DQ_44
DDRA_SDQ45 BD9 SA_DQ_45
DDRA_SDQ46 AY8 SA_DQ_46
DDRA_SDQ47 BA6 SA_DQ_47
DDRA_SDQ48 AV5 SA_DQ_48
DDRA_SDQ49 AV7 SA_DQ_49
DDRA_SDQ50 AT9 SA_DQ_50
DDRA_SDQ51 AN8 SA_DQ_51
DDRA_SDQ52 AU5 SA_DQ_52
DDRA_SDQ53 AU6 SA_DQ_53
DDRA_SDQ54 AT5 SA_DQ_54
DDRA_SDQ55 AN10 SA_DQ_55
DDRA_SDQ56 AM11 SA_DQ_56
DDRA_SDQ57 AM5 SA_DQ_57
DDRA_SDQ58 AJ9 SA_DQ_58
DDRA_SDQ59 AJ8 SA_DQ_59
DDRA_SDQ60 AN12 SA_DQ_60
DDRA_SDQ61 AM13 SA_DQ_61
DDRA_SDQ62 AJ11 SA_DQ_62
DDRA_SDQ63 AJ12 SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0 BD21 DDRA_SBS0# 14
SA_BS_1 BG18 DDRA_SBS1# 14
SA_BS_2 AT25 DDRA_SBS2# 14
SA_RAS# BB20 DDRA_SRAS# 14
SA_CAS# BD20 DDRA_SCAS# 14
SA_WE# AY20 DDRA_SWE# 14
SA_DM_0 AM37 DDRA_SDM0
SA_DM_1 AT41 DDRA_SDM1
SA_DM_2 AY41 DDRA_SDM2
SA_DM_3 AU39 DDRA_SDM3
SA_DM_4 BB12 DDRA_SDM4
SA_DM_5 AY6 DDRA_SDM5
SA_DM_6 AT7 DDRA_SDM6
SA_DM_7 AJ5 DDRA_SDM7
SA_DQS_0 AJ44 DDRA_SDQS0 DDRA_SDQS0# 14
SA_DQS_1 AT44 DDRA_SDQS1 DDRA_SDQS1# 14
SA_DQS_2 BA43 DDRA_SDQS2 DDRA_SDQS2# 14
SA_DQS_3 BC37 DDRA_SDQS3 DDRA_SDQS3# 14
SA_DQS_4 AW12 DDRA_SDQS4 DDRA_SDQS4# 14
SA_DQS_5 BC8 DDRA_SDQS5 DDRA_SDQS5# 14
SA_DQS_6 AU8 DDRA_SDQS6 DDRA_SDQS6# 14
SA_DQS_7 AM7 DDRA_SDQS7 DDRA_SDQS7# 14
SA_DQS#_0 AJ43 DDRA_SDQS0# DDRA_SDQS0# 14
SA_DQS#_1 AT43 DDRA_SDQS1# DDRA_SDQS1# 14
SA_DQS#_2 BA44 DDRA_SDQS2# DDRA_SDQS2# 14
SA_DQS#_3 BD37 DDRA_SDQS3# DDRA_SDQS3# 14
SA_DQS#_4 AV12 DDRA_SDQS4# DDRA_SDQS4# 14
SA_DQS#_5 BD8 DDRA_SDQS5# DDRA_SDQS5# 14
SA_DQS#_6 AU9 DDRA_SDQS6# DDRA_SDQS6# 14
SA_DQS#_7 AM8 DDRA_SDQS7# DDRA_SDQS7# 14
SA_MA_0 BA21 DDRA_SMA0
SA_MA_1 BC24 DDRA_SMA1
SA_MA_2 BG24 DDRA_SMA2
SA_MA_3 BH24 DDRA_SMA3
SA_MA_4 BG25 DDRA_SMA4
SA_MA_5 BA24 DDRA_SMA5
SA_MA_6 BD24 DDRA_SMA6
SA_MA_7 BC27 DDRA_SMA7
SA_MA_8 BE25 DDRA_SMA8
SA_MA_9 AW24 DDRA_SMA9
SA_MA_10 BC21 DDRA_SMA10
SA_MA_11 BG26 DDRA_SMA11
SA_MA_12 BH26 DDRA_SMA12
SA_MA_13 BH17 DDRA_SMA13
SA_MA_14 AY25 DDRA_SMA14


CANTIGA ES_FCBGA1329
UMAGM@


DVT CANTIGA GM: SA00001P930 (S IC EB88CTGM QR32 B0 FCBGA 1329 MCH GM)
PVT CANTIGA GM: SA00002JT10 (S IC AC88CTGM QT62 B2 FCBGA 1329 GMCH GM)
PVT2 CANTIGA GM: SA00002JT50 (S IC AC88CTGM QU36 B3 FCBGA 1329 GMCH GM)

U300E
DDRBDQ0 AK47 SB_DQ_0
DDRBDQ1 AH46 SB_DQ_1
DDRBDQ2 AP47 SB_DQ_2
DDRBDQ3 AP46 SB_DQ_3
DDRBDQ4 AJ48 SB_DQ_4
DDRBDQ5 AJ46 SB_DQ_5
DDRBDQ6 AM48 SB_DQ_6
DDRBDQ7 AP48 SB_DQ_7
DDRBDQ8 AU47 SB_DQ_8
DDRBDQ9 AU46 SB_DQ_9
DDRBDQ10 BA48 SB_DQ_10
DDRBDQ11 AY48 SB_DQ_11
DDRBDQ12 AT47 SB_DQ_12
DDRBDQ13 AR47 SB_DQ_13
DDRBDQ14 BA47 SB_DQ_14
DDRBDQ15 BC47 SB_DQ_15
DDRBDQ16 BC46 SB_DQ_16
DDRBDQ17 BC44 SB_DQ_17
DDRBDQ18 BG43 SB_DQ_18
DDRBDQ19 BE43 SB_DQ_19
DDRBDQ20 BE45 SB_DQ_20
DDRBDQ21 BC41 SB_DQ_21
DDRBDQ22 BF40 SB_DQ_22
DDRBDQ23 BF41 SB_DQ_23
DDRBDQ24 BF38 SB_DQ_24
DDRBDQ25 BF38 SB_DQ_25
DDRBDQ26 BH35 SB_DQ_26
DDRBDQ27 BG35 SB_DQ_27
DDRBDQ28 BH40 SB_DQ_28
DDRBDQ29 BG39 SB_DQ_29
DDRBDQ30 BG34 SB_DQ_30
DDRBDQ31 BH34 SB_DQ_31
DDRBDQ32 BH14 SB_DQ_32
DDRBDQ33 BG12 SB_DQ_33
DDRBDQ34 BH11 SB_DQ_34
DDRBDQ35 BG8 SB_DQ_35
DDRBDQ36 BH12 SB_DQ_36
DDRBDQ37 BE11 SB_DQ_37
DDRBDQ38 BE8 SB_DQ_38
DDRBDQ39 BG7 SB_DQ_39
DDRBDQ40 BC5 SB_DQ_40
DDRBDQ41 BC6 SB_DQ_41
DDRBDQ42 AY3 SB_DQ_42
DDRBDQ43 AY1 SB_DQ_43
DDRBDQ44 BE6 SB_DQ_44
DDRBDQ45 BE5 SB_DQ_45
DDRBDQ46 BA1 SB_DQ_46
DDRBDQ47 BD3 SB_DQ_47
DDRBDQ48 AV2 SB_DQ_48
DDRBDQ49 AU3 SB_DQ_49
DDRBDQ50 AR3 SB_DQ_50
DDRBDQ51 AN2 SB_DQ_51
DDRBDQ52 AY2 SB_DQ_52
DDRBDQ53 AV1 SB_DQ_53
DDRBDQ54 AP3 SB_DQ_54
DDRBDQ55 AR1 SB_DQ_55
DDRBDQ56 AL1 SB_DQ_56
DDRBDQ57 AL2 SB_DQ_57
DDRBDQ58 AJ1 SB_DQ_58
DDRBDQ59 AH1 SB_DQ_59
DDRBDQ60 AM2 SB_DQ_60
DDRBDQ61 AM3 SB_DQ_61
DDRBDQ62 AH3 SB_DQ_62
DDRBDQ63 AJ3 SB_DQ_63
SB_BS_0 BC16 DDRB_SBS0# 15
SB_BS_1 BB17 DDRB_SBS1# 15
SB_BS_2 BB33 DDRB_SBS2# 15
SB_RAS# AU17 DDRB_SRAS# 15
SB_CAS# BG16 DDRB_SCAS# 15
SB_WE# BF14 DDRB_SWE# 15
SB_DM_0 AM47 DDRB_SDM0
SB_DM_1 AY47 DDRB_SDM1
SB_DM_2 BD40 DDRB_SDM2
SB_DM_3 BG11 DDRB_SDM3
SB_DM_4 BA3 DDRB_SDM5
SB_DM_5 AP1 DDRB_SDM6
SB_DM_6 AK2 DDRB_SDM7
SB_DQS_0 AL47 DDRB_SDQS0 DDRB_SDQS0# 15
SB_DQS_1 AV48 DDRB_SDQS1 DDRB_SDQS1# 15
SB_DQS_2 BG41 DDRB_SDQS2 DDRB_SDQS2# 15
SB_DQS_3 BG37 DDRB_SDQS3 DDRB_SDQS3# 15
SB_DQS_4 BH9 DDRB_SDQS4 DDRB_SDQS4# 15
SB_DQS_5 BB2 DDRB_SDQS5 DDRB_SDQS5# 15
SB_DQS_6 AN6 DDRB_SDQS6 DDRB_SDQS6# 15
SB_DQS_7 AN6 DDRB_SDQS7 DDRB_SDQS7# 15
SB_DQS#_0 AL46 DDRB_SDQS0# DDRB_SDQS0# 15
SB_DQS#_1 AV47 DDRB_SDQS1# DDRB_SDQS1# 15
SB_DQS#_2 BH41 DDRB_SDQS2# DDRB_SDQS2# 15
SB_DQS#_3 BH37 DDRB_SDQS3# DDRB_SDQS3# 15
SB_DQS#_4 BG9 DDRB_SDQS4# DDRB_SDQS4# 15
SB_DQS#_5 BC2 DDRB_SDQS5# DDRB_SDQS5# 15
SB_DQS#_6 AT2 DDRB_SDQS6# DDRB_SDQS6# 15
SB_DQS#_7 AN5 DDRB_SDQS7# DDRB_SDQS7# 15
SB_MA_0 AV17 DDRB_SMA0
SB_MA_1 BA25 DDRB_SMA1
SB_MA_2 BC25 DDRB_SMA2
SB_MA_3 AU25 DDRB_SMA3
SB_MA_4 AW25 DDRB_SMA4
SB_MA_5 BB28 DDRB_SMA5
SB_MA_6 AU28 DDRB_SMA6
SB_MA_7 AW28 DDRB_SMA7
SB_MA_8 AT33 DDRB_SMA8
SB_MA_9 BD33 DDRB_SMA9
SB_MA_10 BB16 DDRB_SMA10
SB_MA_11 AW33 DDRB_SMA11
SB_MA_12 AY33 DDRB_SMA12
SB_MA_13 BH15 DDRB_SMA13
SB_MA_14 AU33 DDRB_SMA14

DDR SYSTEM MEMORY B


CANTIGA ES_FCBGA1329
UMAGM@





VSS

CANTIGA ES_FCBGA1329
UMAGM




VSS

CANTIGA ES_FCBGA1329
UMAGM

VSS NCTF

VSS SCB

NC



CANTIGA ES_FCBGA1329
UMAGM

Security Classification		Compal Secret Data	
Issued Date	2007/09/20	Deciphered Date	2008/09/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title			
SCHEMATIC MB A4221			
Rev	Document Number	Rev	
70	401552	D	
Date:	Thursday, October 16, 2008	Sheet	13 of 50


PVT2
CANTIGA GM: SA00002JT50
(S IC AC88CTGM QU36 B3 FCBGA 1329 GMCH GM)

DVT
CANTIGA GM: SA00001P930
(S IC EB88CTGM QR32 B0 FCBGA 1329 MCH GM)


Pre-MP
CANTIGA GM: SA00002JT80
(S IC AC82GM45 SLB94 B3 FCBGA1329 GM ABOI)

PVT
CANTIGA GM: SA00002JT10
(S IC AC88CTGM QT62 B2 FCBGA 1329 GMCH GM)












DIMM1 REV H:9.2mm (BOT)



9 DDRB_SMA[0.14] DDRB_SMA[0.14]
9 DDRB_SDQ[0.63] DDRB_SDQ[0.63]
9 DDRB_SDM[0.7] DDRB_SDM[0.7]










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401552	
				Date	Thursday, October 16, 2008
				Sheet	15 of 50

FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	0	0	266	100	33.3
0	1	0	200	100	33.3
0	1	1	166	100	33.3

Table : ICS9LPRS387

CLK_REQ#	Control	Free-Run
CR#_10(WLAN)	PCIEX10	PCIEX0
CR#_6(MCH)	PCIEX6	PCIEX1
CR#_4(NEW CARD)	PCIEX4	
CR#_9(MINI CARDII)	PCIEX9	





SRC7(VGA_CLK): Discrete VGA[Enable] UMA[Disable]









Clock Generator

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4221	
Document Number		401552		Rev D	
Date		Thursday, October 16, 2008		Sheet 16 of 50	

10 PCIE_MTX_C_GRX_N[0..15] PCIE_MTX_C_GRX_N[0..15]
10 PCIE_MTX_C_GRX_P[0..15] PCIE_MTX_C_GRX_P[0..15]
10 PCIE_GTX_C_MRX_N[0..15] PCIE_GTX_C_MRX_N[0..15]
10 PCIE_GTX_C_MRX_P[0..15] PCIE_GTX_C_MRX_P[0..15]




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	401552	Rev	D
Date	Thursday, October 16, 2008	Sheet	17	of	50











Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/09/20				Title			
Deciphered Date				2008/09/20				SCHEMATIC MB A4221			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev D				Document Number			
								401552			
								Date: Thursday, October 16, 2008			
								Sheet 18 of 50			



CRT Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4221	
				Document Number	
				401552	
				Date	Thursday, October 16, 2008
				Sheet	19 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401552
				Date	Thursday, October 16, 2008
				Sheet	20 of 50




A16 Swap Override Strap

Low= A16 swap override Enable
High= Default*

PCI_GNT#3




Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*



DMI for ESI-compatible operation

Low= DMI for ESI-compatible operation
High= Default* (Internal pull-up)


PCI_GNT#1



DVT ICH9-M: SA00002AN10
(S IC NH82801IBM QP23 A2 FCBGA 676P ICH9M)


PVT ICH9-M: SA00002JH00
(S IC AF82801IBM QT09 A3 PBG 676P ICH9M)


Pre-MP ICH9-M: SA00002JH70
(S IC AF82801IBM SLB8Q A3 676P ICH9M ABO!)




For VGA/B



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date	Thursday, October 16, 2008
				Sheet	21 of 50






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401552	
				Date: Thursday, October 16, 2008	Sheet 23 of 50





PCMCIA Socket



Footprint as SANTA_130651-E_68P_LT-S
DVT(JALA0)



NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.


22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE
REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO
SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS.
THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS

CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP PGM TO CREATE VPP VCC.


VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN F4






22K TO 47K PULL-UPS MUST BE PLACED
ON INTA#, PME#, SERIRQ# & CLKRUN#.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev D
				Document Number 401552	
Date:		Thursday, October 16, 2008		Sheet	25 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Docu- ment Number	Rev D
						Customer 401552	
Date:		Thursday, October 16, 2008			Sheet	27	of 50



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

For Wireless LAN


LOWER SLOT(SAME AS JAL90)




Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

For Robson2


UPPER SLOT(SAME AS JAL90)





To USB/B Connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2007/09/20		Deciphered Date		2008/09/20		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC MB A4221			
						Document Number		Rev D	
						401552			
						Date: Thursday, October 16, 2008		Sheet 29 of 50	





SATA HDD Conn.





SATA ODD Conn.




Bluetooth Conn.



Finger Print Conn.









USB CONN. (Stack-up Type)







Security Classification	Compal Secret Data			Title	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401552	
				Date: Thursday, October 16, 2008	Sheet 30 of 50

M2B : SA00001J700 (MXIC , S IC FL 16MBIT MX25L1605AM2C-12G S08 ROM , 85MHz)
M2B : SA00001O200 (WINBOND , S IC FL 32MBIT W25X32VSSIG SOIC 8P 3.3V , 75MHz)




KSO0	
KSI1	PRESENTATION
KSI2	Program_BTN#
KSI3	EMAIL_BTN#
KSI4	IE_BTN#
KSI5	E-KEY_BTN#
KSI6	SYNC
KSI7	LOCK




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401552
				Rev D
				Date: Thursday, October 16, 2008
				Sheet 32 of 50

Power Button


ON/OFF switch





HDA MDC Conn.




Power ON Circuit











Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2007/09/20		Deciphered Date		2008/09/20		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC MB A4221			
								Document Number		Rev D	
								401552			
								Date		Thursday, October 16, 2008	
				Sheet		33 of		50			





BOM Option	
ALC268	268@
ALC888S-VB	888VB@
ALC888S-VC	888VC@




HD Audio Codec




Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
	5.1K	PORT-D (PIN 35, 36)
SENSE B	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number	Rev D	
					401552		
					Date: Thursday, October 16, 2008	Sheet	34 of 50





Int. Speaker Conn.




For Docking



For Docking




LINE Out/HP Out JACK




Change part

LINE-IN JACK





MIC JACK




Security Classification		Compal Secret Data		Title	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401552	
				Date: Thursday, October 16, 2008	Sheet 35 of 50

FAN1 Conn




EMI



ADD_DVT(JALA0)











EMI





ADD_PVT(JALA0)



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552	Rev D
				Date:	Thursday, October 16, 2008	Sheet 36 of 50




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552	Rev D
				Date	Thursday, October 16, 2008	Sheet 37 of 50





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Rev D	
				Date:	Thursday, October 16, 2008
				Sheet	38 of 50

Place at HW side






SP02000EF00




Vin Detector

	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev D
Customer Document Number 401552					Date: Thursday, October 16, 2008
Sheet 39 of 50					



PH1 under CPU botten side :
CPU thermal protection at 96 degree C
Recovery at 60 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Rev D	
				Date:	Thursday, October 16, 2008
				Sheet	40 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date	Thursday, October 16, 2008
				Sheet	41 of 50




CP Point Setting
CP point=ladapter*85%
90W adapter
 $V_{acset}=3.3 \times (100K / (64.9K + 100K)) = 2.001V$
CP Point=(V_{acset}/V_{vdac})*(0.1/PR56)=4.04A
65W adapter R=(100K*100K)/(100K+100K)=50K
 $V_{acset}=3.3 \times (50K / (50K + 64.9K)) = 1.436V$
CP POINT=(1.436V/3.3V)*(0.1/0.015)=2.901A


LI-4S :18.0V---BATT-OVP=2.001V
BATT-OVP=0.1112*VMB
LI-3S :13.5V---BATT-OVP=1.5012V
BATT-OVP=0.1112*VMB
Per cell=3.5V



Charger ADJ	Calibrate#	PR78	PR84
4.0V	L	@	@
4.1V	L	887K	221K
4.2V	H	@	@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	401552
				Rev D	
				Date: Thursday, October 16, 2008	Sheet 43 of 50



Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG #	Modify List	Date	Phase
1	Delete PD1.	Because we can cost down and DOCK_B+ has another one.	0.1	39	1 Delete PD1 SCSB540C080 (S SCH DIO B540C-13-F SMC)	20071108	EVT
2	3/5V exit on battery mode shutdown.	To prevent 3/5V exit on battery mode shutdown.	0.2	41	Add SC100001K00 (S DIO 1SS355 SOD323 T/R-5K	20071221	DVT
3	PD11 has over temp. issue.	Because PD11 has over temperature issue in JAQ60, we change it to a 10A diode.	0.2	39	Change PD11 from SCSB540C080 to SCS00002F00 .	20071221	DVT
4	Add snubber in 3/5V by EMI request.	Add snubber in 3/5V by EMI request.	0.2	41	Add PR36 and PR39 to SD001470B80	20071221	DVT
5	Down size.	Down size. by sourcer request.	0.2	46	Change PC136 from SE025821K80 to SE000003W00	20071221	DVT
6	Down size.	Down size. by sourcer request.	0.2	46	Change PC120 and PC129 from SE024681J80 to SE074681K80	20071221	DVT
7	Down size.	Down size. by sourcer request.	0.2	43	Change PC72 and PC74 from SE068102J80 to SE074102K80	20071221	DVT
8	2nd source trial run TI controller.	2nd source trial run TI controller.	0.2	41	Add PC143 SE080105K80	20071221	DVT
9	Add snubber in 3/5V by EMI request.	Add snubber in 3/5V by EMI request.	0.2	41	Add PC33 and PC34 SE074681K80	20071221	DVT
10	To meet Jeta SPEC.	To meet Jeta SPEC.	0.2	42	Add PC144 SE074102K80	20071221	DVT
12	Add EMI solution.	Add 3/5V boost resistor.	0.3	41	Add PR37, PR40 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
13	Add EMI solution.	Add charger boost resistor.	0.3	42	Add PR61 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
14	Add EMI solution.	Add charger snubber.	0.3	42	Add PR64 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC55 SE074681K80(S CER CAP 680P 50V K X7R 0402)	20080102	DVT
15	Add EMI solution.	Add 1.05V/1.8V boost resistor.	0.3	43	Add PR106, PR109 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
16	Add EMI solution.	Add 1.05V snubber.	0.3	43	Add PR104 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC83 SE074681K80(S CER CAP 680P 50V K X7R 0402)	20080102	DVT
17	Add EMI solution.	Add 1.8V snubber.	0.3	43	Add PR108 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC89 SE074681K80(S CER CAP 680P 50V K X7R 0402)	20080102	DVT
18	Add EMI solution.	Add CPU boost resistor.	0.3	46	Add PR138, PR152 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
19	Add EMI solution.	Add 3/5V input capacitor filter..	0.3	41	Add PC159, PC160, PC161, PC162 SE074471K80(S CER CAP 470P 50V K X7R 0402)	20080102	DVT
20	Add EMI solution.	Add 3/5V input beat	0.3	41	Add PL12, PL13 SM010016410(S SUPPRE KC FBMA-L11-322513-151LMA50T)	20080102	DVT
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date:	Thursday, October 16, 2008
				Sheet	47 of 50

NF?QC	N?EC	KMBGDGA?RGML JGQR	NSPNMQC
DVT	P.4	Change R25 , R18 , R11 , R19 from 56 to 54.9 ohm	Reference standard circuit
	P.4	Delete R10	Foe ESD
	P.4	Change CPU temp sensor U9 , R55 / R56 from 100 to 0 ohm , delete R64 / R652	ADI had issue , for SMSC / Fintek temp sensor , no used for OD output
	P.8	Change R525 , R527 connected from +1.05Vs to GND	Reference standard circuit
		Change Cantiga GM U30 as SA00001P930 (Ver:B0)	Revision upgrade
		Change Cantiga PM U30 as SA00001Z030 (Ver:B0)	
	P.12	Change L42 , L18 , C499 , C229 , C280 , C232 as GM0	Reference standard circuit
	P.12	Change R596 , R597 as PM0	For UMA CRT
	P.12	Add C597 (220U)	Reserved
	P.12	Add C597 (220U)	Reference standard circuit
	P.12	Change R110 , C187 , C196 as stuff , R117 un-stuff	DFX
	P.12	C461 down size as 10U_0603	NA
	P.16	Change Q30 (dual N-MOS) as Q48 , Q49 (2 single N-MOS)	NA
	P.17	C500 down size as 680P_0402	For BOM
	P.17	Add L57 , L58 , C598 , C599 for +1V8RUN	+1V8RUN ripple (+1V8RUN is for MXM +PEX1V2)
	P.17	Add R599 as 0ohm	Reserve R598 , D31
	P.17	Update JMXM1 footprint	NA
	P.17	Change Q41 (dual N-MOS) as Q50 , Q51 (2 single N-MOS)	NA
	P.18	C364 down size as 680P_0402	For BOM
	P.18	C365 , C366 , C367 change from 220P to 820P	For EMI
	P.19	D5 change as RB411DT146_S0T23-3	Common part
	P.19	Change Q40 (dual N-MOS) as Q52 , Q53 (2 single N-MOS)	NA
	P.19	Change C401 , C409 , C419 as 15P	For DISCRETE CRT
	P.19	Change C402 , C410 , C420 as 12P	For DISCRETE CRT
	P.19	C408 , C418 , C423 (22P) stuff for UMA only	For UMA CRT only
	P.19	Change L1 , L2 from FCM1608C-121T_0603 as 10ohm_0603	For CRT
	P.20	Change Q7 from 2N7002_S0T23(Dual N-MOS) as Q7 & Q47(Single BSH111 N-MOS)	For DVI SMBUS level shifter
	P.20	Add R600 & R602 (4.7K ohm) pull high +3Vs	For DVI SMBUS
	P.20	Reserve R601 & R603 (2.7K ohm) pull high +5Vs	For DVI SMBUS
	P.20	Reserve U39 & U40 (SN74CBTD3306CPWR_TSSOP8)	For DVI & HDMI SMBUS
	P.20	Change D21 from RB751V_S0D323 as CH751H-40PT_S0D323-2	NA
	P.22	Change R478 from 33 ohm as 1K ohm	Customer request
	P.22	LAN_RST# connect to GND	No used Integrated LAN
	P.22	R169 un-stuff	For mobile
	P.22	Add CR_CPPE#(GPIO7) & CR_WAKE#(GPIO22)	For JMB385 power management
	P.22	Swap PCIE(x1) port 2 & port 4	NA
	P.22	R385 un-stuff , U28 stuff	For sequence
	P.25	U34.127 is used as external IDSEL	NA
	P.25	R489 un-stuff	For PCMCIA Lan card not support PM_CLKRUN# function
	P.25	Update JPCM1 footprint	For DFX
	P.26	Reserve R655 , R656 , D33 for CR_CPPE# & CR_WAKE#	For JMB385 power management
	P.26	Cantiga JMB385 U32 as SA00001W910 (Ver:B)	Revision upgrade
	P.27	Delete BCM5787M co-lay schematic	NA
	P.27	Update U25 footprint	For DFX
	P.28	Change T1 from GSL5009 as GSL5009-1(SP050003T10)	NA
	P.28	Add C375 , C383 (68P)	For EMI
	P.29	Add R658	Add 80 port function on JMINI2
	P.30	D32(SC300000B00) stuff	For ESD
	P.31	Add R604	NA
	P.31	R248 change from 0 ohm as 8.2K ohm	Foe Board ID as 1 define

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401552
				Date	Thursday, October 16, 2008
				Sheet	48 of 50
				Rev	D

NF?QC	N?EC	KMBGDGA?RGML JGQR	NSPNMQC
DVT	P.31	C286 change from 3.3U as 4.7U	Stable KB926 internal +1.8V regulator , ENE suggestion value
	P.32	JP6 pin define reverse	NA
	P.32	Change SW3 & SW4 type	NA
	P.32	U15 change from 1MB as 2MB capacity SPI ROM	Add Finger print code
	P.33	R261 change from 10K as 31.6K	Fix ATI MXM sku can't power on for battery mode issue
	P.33	C334 change from 0.1U as 1U	Fix nVIDIA MXM sku power on issue
	P.34	Delete Internal(Digital) MIC reserved circuit	NA
	P.34	Change R574 (0 ohm) as L59 (MBC1608121YZF)	For EMI
	P.34	Add R660 to connect HDA_GPI03 with DOCKIN#	For docking spdif feature enable
	P.34	Change R574 (0 ohm) as L59 (MBC1608121YZF)	For EMI
	P.35	R559 / R560 change from 47 ohm as 75 ohm	For Audio precision FSOV
	P.35	R561 / R562 / R566 / R571 change from 75 ohm as 1K ohm	For ESD , Realtek suggestion value
	P.36	Add C601 , C602 , C603 (330P) on +5VALW	For EMI
	P.37	R283 change from 100K to 10K	NA
	P.37	R206 , Q20 stuff	For +1.8V discharge
	P.38	Add switch to enable/disable EC_DOCKIN#_S0 for HDMI SMBUS	NA
	P.38	Update JDOCK1 footprint	NA
PVT1			
	P.16	Change C308 / C311 (33P) as 27P	For RTC accuracy
	P.23	Use 4MB SPI ROM	For Kinabalu_High & Kinabalu_Low
	P.23	Add test point T32 / T33 / T34 / T35	Reserved for PCIE(X1) port 1
	P.25	Change U35 as SA000026P10(OZ2210GN-B1)	For B1 version
	P.27	Change U23 as SA000025P20(BCM5764MKMLG P20)	For B0 version
	P.27	Reserved R673 , R674 (0 ohm)	For Lan SMBUS
	P.27	Reserved Lan GPI00(LAN_ALERT#) / LAN_ALERT#_EC / R675 , R676 , R677 to EC	For Lan ASF workaround
	P.27	U23 Pin17 / Pin5 / Pin55 connect to U23 Pin18 for power +Lan_VDDIO_1.2	U23 Pin18 is power source +Lan_VDDIO_1.2 for U23 Pin17 / Pin5 / Pin55
	P.27	U23 Pin38 / Pin52 NC	NA
	P.29	Change JMINI1 for Robson2 , chnage JMINI2 for Wireless	NA
	P.31	Add LAN_ALERT#_EC & EC_ACIN for EC	Reserved for ASF workrund & Nvidia MXM power saving
	P.33	Add R668(10K) & reserved R263(10K)	Fine tune +1.05VS timing for UMA boot display flash
	P.34	Change U36 as ALC268-VB1-GR(SA00001GD10)	Version upgrade
	P.34	Stuff R659 & un-stuff R660	For SPDIF feature on docking
	P.36	Add C604 , C605 (820P_0402)	For EMI
	P.50	Chipset change as GM(SA00002JT10) / PM(SA00002JJ00) / ICH9M(SA00002JH00)	Version upgrade
PVT2	P.27	Update U23 CIS symbol	U23 Pin38 , 52 can't be changed as NC
	P.34	Add D34 , R678	For ACER docking SPDIF feature (No SPDIF on board)
	P.38	Update JDOCK1 CIS symbol	Docking connector modify (add boss x 2) for DFX
	P.35	Delete D2 , D4 (Int SPK ESD diode)	NA
	P.34	Delete D9 (Int MIC ESD diode)	NA
	P.35	Add C609 , C610 (330P_0603) on Right SPK	For EMI
	P.34	Add C608 (330P_0603) on Int MIC	For EMI
	P.08	Add Test point (T39 , T40 , T41 , T42)	Add Management Engine JTAG pins
	P.27	Add C612 , C614 (0.1u_0402) for +LAN_AVDD	For lower 1000Base-T Comm-Mode O/P Voltage < 50mV
	P.27	Add C615 , C616 , C617 (0.1u_0402) for +LAN_AVDDL	For lower 1000Base-T Comm-Mode O/P Voltage < 50mV
	P.08	Add U41, R679 , R680 , R681 , R682 , R683 , R684 , R685 , T43	Reserved for Management Engine JTAG debug
	P.07	Chipset change as GM(SA00002JT50) / PM(SA00002JJ50)	Version upgrade
	P.20 , P.31	Add EC_DVI_DET , EC_GPI0B , EC_GPI0C , R687 , R688 , R691	Reserved for DVI detect delay control (by EC)
MP	P.24	R73 , R148 change from 10_0402 to 100_0402	For USB issue on ICH9M A3 stepping
		C128 , C204 change from 0.1U_0402 to 1U_0402	
	P.34 , P.35	C608 , C609 , C610 change from 330P_0603 to 330P_0402	For 330P_0402 is standard part
	P.31	Change R248 as 33K	Board ID upgrade
	P.30	Add R692 / R693 (0_0603)	Reserved S3 power rail for check finger print sensor S3 resume too slow

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401552
				Date:	Thursday, October 16, 2008
				Sheet	49 of 50
				Rev	D

NF?QC	N?EC	KMBGDGA?RGML JGQR	NSPNMQC
+++++	+++++	+++++	+++++
	P.20	Add D35	Reserved for HDMI_HPD
	P.30	Add R694 / R695 (0_0603)	Reserved for check
	P.27	Delete C612 , C614 , C615 , C616 , C617 (0.1u_0402)	No need
	P.16	Stuff R689 / R690	Reserved for LAN power saving
	P.35	R559 , R560 change from 75 to 54.9 ohm	For FSOV between 420mv~480mv
		Chipset change as GM(SA00002JTB0) / PM(SA00002JJA0) / ICH9M(SA00002JH70)	Version upgrade
	P.32	R291 , R294 change from 300_0402_5% to 240_0402_5%	For ACER Hank's request to fine tune brighter
	P.20	R84 , R85 , R86 , R91 change from 2K_0402_5% to 4.7K_0402_5%	For UMA DVI/HDMI monitor P193WA (x) detect issue (On JAL90)
	P.35	R304 , R305 change from 0 to 49.9 ohm	For FSOV between 420mv~480mv with docking
	P.03	Date:06042008 Add BOM Structure : WITHITPM@ , WOITPM@	Update BOM as WOITPM(iTPM disable)
	P.50	Chipset change as GL40(SA00002Q830)	NA
	P.20	Add BOM Structure : HDMI@	NA
	P.38	Add R223 & C306 for LOW sku (Remove BOM Structure : Main@)	Prevent DOCKIN# as floating & make wrong behavior
	P.37	Change U11 , U12 , U13 , U20 , U21 as SI4800 (SB548000310)	Prevent MOSFET burn out issue
	P.36	Change U2 as APL5605(SA00001Z900)	Due to original G993(SA009930010) is EOL

PCB

7ZZ
LA4221MB Rev0: DA600007R00
LA4221MB Rev1: DA600007R10
LA4221MB with Sub/B Rev1: DAZ04800100
PCB 047 LA-4221P REV1 M/B

IC

U30
PM@
CANTIGA ES_FCBGA1329
DVT CANTIGA PM: SA00001ZO30 (S IC EB88CTPM QR34 B0 FCBGA 1329 ES)
PVT CANTIGA PM: SA00002JJ00 (S IC AC88CTPM QT78 B2 FCBGA 1329 PM)
PVT2 CANTIGA PM: SA00002JJ50 (S IC AC88CTPM QU38 B3 FCBGA 1329 PM)
Pre-MP CANTIGA PM: SA00002JJA0 (S IC AC82PM45 SLB97 B3 FCBGA1329 PM ABO!)

DC Cable

7ZZ
DC Cable (65W)
@ PVT(54 Rank)
DC301003R00(CONN SET 048 DCJACK-MB 2DW-G756-I50 65W)

U30
UMAGL@
CANTIGA ES_FCBGA1329
DVT(Check_TBD) CANTIGA GL: SA000023Z00 (S IC CANTIGA ES FCBGA 1329 MCH GL)
PVT CANTIGA GL: SA00002Q830 (S IC AC88CTGL QU37 B3 FCBGA 1329 GMCH GL)
MP CANTIGA GL: SA00002Q810 (S IC AC82GL40 SLB95 B3 GL CANTIGA ABO!)

7ZZ
DC Cable (90W)
@ PVT(54 Rank)
DC301003S00(CONN SET 048 DCJACK-MB 2DW-G756-I49 90W)

U10
ICH9ME@
ICH9-M ES_FCBGA676
ICH9-M: SA00002G120
(S IC AF82801IEM QT10 A3 PBGA 676P ICH9M)

U6
WITHITPM@
W25X16-VSSIG_S08
2MB Flash
MP Winbond: SA00001KN00
(S IC FL 16MBIT W25X16-VSSIG SOIC 8P)

For Discrete

CRT
C419 1 1 C409 1 1 C401 1 1
PM@ 2 15P_0402_50V8J 15P_0402_50V8J 15P_0402_50V8J
15P_0402_50V8J
15P_0402_50V8J: SE071150J80
12P_0402_50V8J: SE071120J80
C420 1 1 C410 1 1 C402 1 1
PM@ 2 12P_0402_50V8J 12P_0402_50V8J 12P_0402_50V8J
12P_0402_50V8J
DVT(Check)

MCH
R128 PM@ 2 0_0402_5%
R129 PM@ 2 0_0402_5%
R119 PM@ 2 0_0402_5%
R138 PM@ 2 0_0402_5%
R139 PM@ 2 0_0402_5%
R140 PM@ 2 0_0402_5%
R143 PM@ 2 0_0402_5%
0_0402_5%: SD028000080

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401552
				Date	Thursday, October 16, 2008
				Sheet	50 of 50