

Compal Confidential

NAV50/60 Schematics Document

Intel Pineview Processor with Tigerpoint + DDRII


2010 - 05 - 11

REV: 3.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATICS , MB A5651	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1/8	Document Number 401793	Rev D
				Date: Friday, May 21, 2010	Sheet 1 of 32	

Compal Confidential

Model Name : NAV50/60
File Name : LA-5651P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401793	D
				Date: Friday, May 21, 2010	Sheet 2 of 32

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+VCCP	VCCP switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+0.89V	Graphic core power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	ClOCK
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table(Page 17)

	VCC	3.3V				
	Ra	100K				
	ID	BRD ID	Rb	Vab-Min	Vab-Typ	Vab-Max
NAV50	0	R01 (EVT)	0	0V	0V	0V
	1	R02 (DVT)	8.2K	0.216V	0.250V	0.289V
	2	R03 (PVT)	18K	0.436V	0.503V	0.538V
	3	R10A (MP)	33K	0.712V	0.819V	0.875V
NAV60	4	R01 (EVT)	56K	1.036V	1.185V	1.264V
	5	R02 (DVT)	100K	1.453V	1.650V	1.759V
	6	R03 (PVT)	200K	1.935V	2.200V	2.341V
	7	R10A (MP)	NC	2.500V	3.3V	3.3V

External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
--------	---------	-----------	------

No PCI Device

EC SM Bus1 address


EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b	EMC1402	100_1100

ICH7M SM Bus address

Device	Address
Clock Generator (SLG8SP556VTR)	1101 001Xb
DDR DIMMA	1010 000Xb

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATICS , MB A5651	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				178	401793	D
				Date:	Friday, May 21, 2010	Sheet 3 of 32






GFX supply current: 1.38A
Sustained GFX supply current: 1.05A

DDR supply current 2.27A

Display PLL SFR and CRT DAC supply current: 0.154A

DAC, GIO, LVDS, & LGIO, DPLL, HMPLL supply current: 0.33A


Modify to 2.2u 05/11




Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2006/08/18		Deciphered Date		2007/8/18		Title		SCHEMATICS , MB A5651					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Customer		401793		Rev			
								Document Number		401793		D			
								Date:		Friday, May 21, 2010		Sheet		6 of 32	

(4) DDR_A_DQS#[0..7]
(4) DDR_A_D[0..63]
(4) DDR_A_DM[0..7]
(4) DDR_A_DQS[0..7]
(4) DDR_A_MA[0..14]


Layout Note:
Place near JDIM1




Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9VS



Layout Note:
Place these resistor
closely DIMMA, all
trace length < 750 mil



Layout Note:
Place these resistor
closely DIMMA, all
trace length
Max=1.3"




Share +DIMM_VREF for
1.DDRII VREF
2.GMCH SM_VREF_0
SM_VREF_1

(4) DDR_CKE0
(4) DDR_A_BS2
(4) DDR_A_BS0
(4) DDR_A_WE#
(4) DDR_A_CAS#
(4) DDR_CS#1
(4) M_ODT1

DDR_A D0
DDR_A D1
DDR_A DQS#0
DDR_A DQS0
DDR_A D2
DDR_A D3
DDR_A D8
DDR_A D9
DDR_A DQS#1
DDR_A DQS1
DDR_A D10
DDR_A D11
DDR_A D16
DDR_A D17
DDR_A DQS#2
DDR_A DQS2
DDR_A D18
DDR_A D19
DDR_A D24
DDR_A D25
DDR_A DM3
DDR_A D26
DDR_A D27
DDR_CKE0
DDR_A BS2
DDR_A BS0
DDR_A WE#
DDR_A CAS#
DDR_CS#1
M_ODT1
DDR_A D32
DDR_A D33
DDR_A DQS#4
DDR_A DQS4
DDR_A D34
DDR_A D35
DDR_A D40
DDR_A D41
DDR_A DM5
DDR_A D42
DDR_A D43
DDR_A D48
DDR_A D49
DDR_A DQS#6
DDR_A DQS6
DDR_A D50
DDR_A D51
DDR_A D56
DDR_A D57
DDR_A DM7
DDR_A D58
DDR_A D59
(8,15) CLK_SMBDATA
(8,15) CLK_SMBCLK

Follow Intel Layout checklist, add C141 95/12



DIMMA



Change to SP07F001720 04/30

DDR_A D4
DDR_A D5
DDR_A DM0
DDR_A D6
DDR_A D7
DDR_A D12
DDR_A D13
DDR_A DM1
M_CLK_DDR0
M_CLK_DDR#0
DDR_A D14
DDR_A D15
DDR_A D20
DDR_A D21
DDR_A DM2
DDR_A D22
DDR_A D23
DDR_A D28
DDR_A D29
DDR_A DQS#3
DDR_A DQS3
DDR_A D30
DDR_A D31
DDR_CKE1
DDR_A MA14
DDR_A MA11
DDR_A MA7
DDR_A MA6
DDR_A MA4
DDR_A MA2
DDR_A MA0
DDR_A BS1
DDR_A RAS#
DDR_CS#0
M_ODT0
DDR_A MA13
DDR_A D36
DDR_A D37
DDR_A DM4
DDR_A D38
DDR_A D39
DDR_A D44
DDR_A D45
DDR_A DQS#5
DDR_A DQS5
DDR_A D46
DDR_A D47
DDR_A D52
DDR_A D53
M_CLK_DDR1
M_CLK_DDR#1
DDR_A DM6
DDR_A D54
DDR_A D55
DDR_A D60
DDR_A D61
DDR_A DQS#7
DDR_A DQS7
DDR_A D62
DDR_A D63





10K 0402 5%
10K 0402 5%

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR ANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS , MB A5651	
				Document Number	Rev
				401793	D
				Date: Friday, May 21, 2010	Sheet 7 of 32

FSC	FSB	FSA	CPU	SRC	PCI	REF	DOT_96	USB
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz	MHz	MHz	MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	0	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1	Reserved					



Change C174 C175 to 10U_0603 05/14



SRC PORT LIST

PORT	DEVICE
SRC1	CPU_SSCDREFCLK
SRC2	
SRC3	

LCD POWER CIRCUIT

The schematic diagram illustrates the LCD Power Circuit. It features a +3VS input, a +LCDVDD output, and a GND connection. Key components include:

- Resistor R577 (470_0402_5%) connected to +LCDVDD.
- Resistor R578 (100K_0402_5%) connected to +3VS.
- Resistor R579 (4.7K_0402_5%) connected to GND.
- Resistor R174 (100K_0402_5%) connected to GND.
- Capacitor C1105 (0.1U_0402_16V4Z) connected to +LCDVDD.
- Capacitor C1106 (4.7U_0603_5.3V6K) connected to +LCDVDD.
- Capacitor C1107 (4.7U_0603_6.3V6K) connected to +3VS.
- Capacitor C1108 (0.047U_0402_16V4Z) connected to GND.
- Transistor Q4 (2N7002W-T1/R7_SOT323-3) connected to +LCDVDD.
- Transistor Q5 (DTC115EUA_SC70-3) connected to GND.
- Transistor Q3 (NTP400PT1G 1P SOT-23-3) connected to +3VS.

The circuit is labeled with (5) GMCH_ENVDD and W=20mils.

CMOS & LCD/PANEL BD. Conn.

Modify JLVDS1 08/04

The diagram illustrates the electrical connections for a CMOS camera and an LCD/PANEL. The JLVDS1 connector is shown on the left, with pins 1 through 30. The camera interface includes USB20_P3_1, USB20_N3_1, CAM_VCC, and LVDS signals (ACLK, ACLK#, A2, A2#, A1, A1#, A0, A0#, SDA, SCL, BKOFF#, INVT_PWM, +LCDVDD_L, +LEDDVDD). The LCD/PANEL interface includes BKOFF#, INVT_PWM, +LCDVDD, +LEDDVDD, and LVDS signals (SCL, SDA). The diagram also shows the connection to a +3VS power source, a 2.2K_0402_5% resistor, and a 1000P_50V_K_X7R_04 capacitor. The LVDS signals are connected to the camera and the LCD/PANEL. The +3VS power source is connected to the +LCDVDD and +LEDDVDD signals. The 2.2K_0402_5% resistor is connected to the +3VS power source and the LVDS_SCL signal. The 1000P_50V_K_X7R_04 capacitor is connected to the +3VS power source and the +LEDDVDD signal. The diagram also shows the connection to a 330P_0402_50V7K capacitor and a 100P_0402_50V8J capacitor. The LVDS signals are connected to the camera and the LCD/PANEL. The +3VS power source is connected to the +LCDVDD and +LEDDVDD signals. The 2.2K_0402_5% resistor is connected to the +3VS power source and the LVDS_SCL signal. The 1000P_50V_K_X7R_04 capacitor is connected to the +3VS power source and the +LEDDVDD signal. The diagram also shows the connection to a 330P_0402_50V7K capacitor and a 100P_0402_50V8J capacitor.

JLVDS1

1 USB20_P3_1
2 USB20_N3_1
3
4
5
6
7
8 LVDS_ACLK
9 LVDS_ACLK#
10
11 LVDS_A2
12 LVDS_A2#
13 LVDS_A1
14 LVDS_A1#
15 LVDS_A0
16 LVDS_A0#
17
18 LVDS_SDA
19 LVDS_SCL
20
21 BKOFF#
22 INVT_PWM
23
24 +LCDVDD_L
25 +LEDDVDD
26
27
28
29
30

camera

○CAM_VCC

LVDS_ACLK (5)
LVDS_ACLK# (5)
LVDS_A2 (5)
LVDS_A2# (5)
LVDS_A1 (5)
LVDS_A1# (5)
LVDS_A0 (5)
LVDS_A0# (5)
LVDS_SDA (5)
LVDS_SCL (5)
BKOFF# (17)
INVT_PWM (5,17)
+LCDVDD (5)
+LEDDVDD (5)

LCD/PANEL


BKOFF#
INVT_PWM
+LCDVDD
+LEDDVDD
LVDS_SCL (5)
LVDS_SDA (5)

Power and Timing



+3VS
2.2K_0402_5%
R1180
R1181
C1156
C1109
C1111
C1112
330P_0402_50V7K
100P_0402_50V8J
1000P_50V_K_X7R_04

For RF

FBMA-L11-201209-221LMA30T_0805
FBMA-L11-201209-221LMA30T_0805
L1
L2
L3
L4
L5
L6
L7
L8
L9
L10
L11
L12
L13
L14
L15
L16
L17
L18
L19
L20
L21
L22
L23
L24
L25
L26
L27
L28
L29
L30
L31
L32
L33
L34
L35
L36
L37
L38
L39
L40
L41
L42
L43
L44
L45
L46
L47
L48
L49
L50
L51
L52
L53
L54
L55
L56
L57
L58
L59
L60
L61
L62
L63
L64
L65
L66
L67
L68
L69
L70
L71
L72
L73
L74
L75
L76
L77
L78
L79
L80
L81
L82
L83
L84
L85
L86
L87
L88
L89
L90
L91
L92
L93
L94
L95
L96
L97
L98
L99
L100




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATICS , MB A5651
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401793
				Date	Friday, May 21, 2010
				Sheet	9 of 32





Add R1283 R1284
Change R247 R249 to 10 ohm
Add @ on U10 U11 C301 C298 06/08



Change CRT_DET# From Page 13 to Page 10 06/12






CRT PORT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401793	D
				Date: Friday, May 21, 2010	Sheet 10 of 32




STRAP2# GPIO17	STRAP1# GPIO48	Boot BIOS
0	1	SPI
1	0	PCI
1	1	LPC





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATICS , MB A5651	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
					401793	D
				Date	Friday, May 21, 2010	Sheet 12 of 32


USB Port List	
0	USB Left1
1	USB Left2
2	USB Right2
3	CMOS
4	CardReader
5	WWAN
6	BT
7	WIMAX

PCIE Port List	
1	LAN
2	WLAN
3	WWAN
4	






Place closely pin Y25 within 100mlis.



Place closely pin Y6 within 100mlis.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/15	Deciphered Date	2010/04/15	Title	SCHEMATICS , MB A5651
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401793
				Date:	Friday, May 21, 2010
				Sheet	14 of 32
				Rev	D

Mini-Express Card for WWAN

(17) EC_TX_P80_DATA R402, 0402_5%
 (17) EC_RX_P80_CLK EC_RX_P80_CLK 1 2 EC_TX_P80_CLK R
 R403 0_0402_5%

Change JMINI1 to FOX_AS08246-S50U-7F_52P-T 06/29

(13,20) ICH_PCIE_WAKE# ICH_PCIE_WAKE#

(8) WWAN_CLKREQ# WWAN_CLKREQ#

(8) CLK_PCIE_WWAN#
 (8) CLK_PCIE_WWAN#

(13) PCIE_DTX_C_IRX_N3
 (13) PCIE_DTX_C_IRX_P3

Change to PCIE_P3 05/13

(13) PCIE_ITX_C_DRX_N3
 (13) PCIE_ITX_C_DRX_P3

+3VS_WWAN 10U_0805_10V4Z

D15 @ CM1293-04SO SOT23-6

UIM_VPP 1 CH1 4 UIM_DATA

EC_TX_P80_DATA R
 EC_TX_P80_CLK R

UIM_VPP 2 CH2 5 UIM_PWR

UIM_RST 3 CH3 6 UIM_CLK

JP3 GND VPP I/O DET

VCC RST CLK

GND 8 GND

TAIW_PMPAT6-06GLBS7N14N0 CONN@

56P_0402_50V8

36P_0402_50V8

22P_0402_50V8

22P_0402_50V8

36P_0402_50V8

36P_0402_50V8

1U_0402_50V8

36P_0402_50V8

56P_0402_50V8

36P_0402_50V8

56P_0402_50V8

36P_0402_50V8

56P_0402_50V8

36P_0402_50V8

56P_0402_50V8

36P_0402_50V8

56P_0402_50V8

36P_0402_50V8


56P_0402_50V8

36P_0402_50V8


56P_0402_50V8

36P_0402_50V8


Add C1163 C1164 C1165 C1166 06/23





Add C850 06/12



BT_ON#




BT MODULE CONN



Close to WWAN CONN



(9~16mA)



Reserve for SIM card does not meet rise time and pull-up is needed.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/05	Deciphered Date	2007/8/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJ DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS , MB A5651
401793				Rev D
Date: Friday, May 21, 2010				Sheet 15 of 32

ADD LED PCB CONN 06/12

LED PCB CONN


Change JP18 to NEW P/N 06/23

09/03 Change +5VALW , +5VS to +3VALW +3VS




Add U29 5/14



SATA HDD Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATICS , MB A5651
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401793
				Date	Friday, May 21, 2010
				Sheet	16 of 32
				Rev	D



Add For NAV50 07/06
09/03 Change +5VS to +3VS




PWR/B Conn





Update PW/B Conn 0623

LID Switch





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATICS , MB A5651	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401793	Rev D
				Date:	Friday, May 21, 2010	Sheet 18 of 32




09/03 Change Pin 18, 23 to +1.5VS change Pin7 , 9 to USB20_P7 N7


I/O Board Conn.



USB CONN.1






USB CONN.2





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2006/08/18		Deciphered Date		2007/8/18		Title		SCHEMATICS , MB A5651			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Doc No		Rev			
								Document Number		401793		D	
								Date		Friday, May 21, 2010		Sheet 20 of 32	

Modify Hole location by (ME Drawing 06/12) 0615



09/03 Del H12




FIDUCIAL_C40M80


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROADS AND TRANSPORTATION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				401793	D	
				Date: Friday, May 21, 2010	Sheet 21 of 32	

Change R51 R57 R70 R63 R317 R114 R190 to 0402 SIZE 04/30
 Change C221 C218 C223 C 191 C201 C170 C392 C393 C394 to 0603 SIZE 04/30






+5VALW TO +5VS





+3VALW TO +3VS






+1.8V to +1.8VS





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATICS , MB A5651
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401793
				Date	Friday, May 21, 2010
				Sheet	22 of 32




Vin Detector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATICS , MB A5651
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	D
				Document Number	401793
				Date	Friday, May 21, 2010
				Sheet	23 of 32




PH1 under CPU bottom side :
CPU thermal protection at 90 degree C
Recovery at 70 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATICS , MB A5651
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401793
				Rev	D
				Date:	Friday, May 21, 2010
				Sheet	24 of 32







+3.3VALWP Ipeak=5.731A Imax=4.012A Iocp=6.877A
Rds(on)=17.9m ohm(max) ; Rds(on)=14.5m ohm(typical)
Vlimit=(5E-06 * 249K)/10=124.5mV
Ilimit=124.5mV/17.9m ~124.5mV/14.5m x 1.2
=6.955A ~ 7.155A
Iocp=Ilimit+Delta I/2
=7.922A ~ 8.122A
Delta I=1.934A (Freq=300KHz)

+5VALWP Ipeak=7.0A Imax=4.9A Iocp=8.4A
Rds(on)=17.9m ohm(max) ; Rds(on)=14.5m ohm(typical)
Vlimit=(5E-06 * 309K)/10=154.5mV
Ilimit=154.5mV/17.9m ~154.5mV/14.5m x 1.2
=8.631A ~ 8.879A
Iocp=Ilimit+Delta I/2
=9.611A ~ 9.859A
Delta I=1.960A (Freq=400KHz)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHMATICS , MB A5651
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401793
				Date: Friday, May 21, 2010	Rev D
				Sheet 26	of 32



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS , MB A5651
				Document Number
				401793
				Rev
				D
				Date: Friday, May 21, 2010
				Sheet 27 of 32

(17,24,27,29)

SUSP#




<Vo=0.89V> VFB=0.75V
Vo=VFB*(1+PR114/PR115)=0.75*(1+28.7K/20.5K)=0.89V
Fsw=263KHz

Cout ESR=15m ohm Rds(on)=17.9m Rds(on)(typical)=14.5m
Ipeak=1.38A, Imax=0.966A, Iocp=1.656A
Delta I=((19-1.8)*(1.8/19))/(2.2u*263K)=1.467A
=>1/2DeltaI=0.7335A
Vtrip=Rtrip*10uA=8.66K*10uA=0.0866V
Iocpmin=Vtrip/(Rds(on)max)+0.7335
=0.0866/(0.0179)+0.7335=5.572A
Iocpmax=(0.0866/(0.0145*1.2))+0.7335=5.711A
Iocp=5.572A-5.711A


Ipeak=1.48A, Imax=1.036A

(17,24,27,29) SUSP#



+1.8V

(24) SUSP



Ipeak=1A, Imax=0.7A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401793
				Rev D
				Date: Friday, May 21, 2010
				Sheet 28 of 32

Version change list (P.I.R. List)

Page 1 of 1 for PWR

Item	Fixed Issue	Reason for change	Rev.	PG #	Modify List	Date	Phase
1	add PC200	For design change	0.1	24		2009.5.15	EVT
2	add PC193,PC194	For design change	0.1	26		2009.5.15	EVT
3	add PC195,PC196	For design change	0.1	27		2009.5.15	EVT
4	add PC197,PC198,PC199	For design change	0.1	28		2009.5.15	EVT
5	change PL3,PL4	For design change	0.1	26	change PL3,PL4 to 4.7uH	2009.5.15	EVT
6	change PQ10,PQ11	For design change	0.1	25	change PQ10,PQ11 to P-Chanel	2009.6.5	EVT
7	add PC165	Solution for 3G noise reduce	0.1	25		2009.6.5	EVT
8	add PC163,PC164	Solution for 3G noise reduce	0.1	26		2009.6.5	EVT
9	add PC166,PC167	Solution for 3G noise reduce	0.1	27		2009.6.5	EVT
10	add PC168	Solution for 3G noise reduce	0.1	28		2009.6.5	EVT
11	delete PC103,PC1120	For design change	0.1	29		2009.6.5	
12	change PR94,PR102	For design change	0.1	27	change PR94,PR102 to 100ohm	2009.6.5	
13	change PC79,PC89	For design change	0.1	27	change PC79,PC89 to 4.7uF	2009.6.5	
14	change PR112	For design change	0.1	28	change PR112 to 100ohm	2009.6.5	
15	change PC99	For design change	0.1	28	change PC99 to 4.7uF	2009.6.5	
16	change +5VALW/+3VALW OCP	For design change	0.1	26	change PR49 to 309ohm & PR50 to 249ohm	2009.6.5	
17	add PJ1,PJ2,PJ3,PJ4,PJ5,PJ6,PJ7	For design change	0.1	25		2009.6.15	
18	add PJ9,PJ10	For design change	0.1	28		2009.6.15	
19	Change net name	For design change	0.1	25	Change net name +1.05V to +VCCP	2009.6.15	
20	Change PJP2	For design change	0.1	24	Change PJP2 to DC040903020	2009.6.15	
21	Change PBJ1	For design change	0.1	23	Change PBJ1 to SP020008Y00	2009.6.15	
22	delete PJ6,PJ7,PJ9,PJ10	For design change	0.1	28		2009.6.18	
23	Change net name	For design change	0.1	29	Change net name GND_SIGNAL to GND	2009.6.18	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401793	D
Date: Friday, May 21, 2010				Sheet	30 of 32

Version change list (P.I.R. List)

Page 1 of 1 for PWR

Item	Fixed Issue	Reason for change	Rev.	PG #	Modify List	Date	Phase
1	Change PR194	For design change	0.1	29	change PR194 to 4.7K ohm	2009.6.30	EVT
2	add PR221	For design change	0.1	25		2009.6.30	EVT
3	Change PR4	For design change	0.1	23	change PR4 to 0 ohm	2009.7.2	EVT
4	Change PJP3 to PBJ1	For design change	0.1	23	change SP020008Y00 to SP093MX000	2009.8.4	EVT
5	Change PH1 & PH4	For design change	0.1	24	change SL210031F00 to SL200000V00	2009.8.12	EVT
6	Change PL10	For design change	0.1	29	change SH000006I80 to SH000000700	2009.8.12	EVT
7	Change PR99 & PR108	Modify power sequence	0.1	27	change SD028000080(0 ohm) to SD034200280(20K ohm)	2009.8.12	EVT
8	Change PR90	Modify power sequence	0.1	27	change SD028000080(0 ohm) to SD034100280(10K ohm)	2009.8.12	EVT
9	Change PR83	Modify ISL6251 Charger KV	0.1	25	change SD034182280(18.2 ohm) to SD034154280(15.4K ohm)	2009.8.24	EVT
10	Change PR117	Modify power sequence	0.1	28	change SD028000080(0 ohm) to SD034100280(10K ohm)	2009.8.24	EVT
11	Change PR99 & PR108	Modify power sequence	0.1	27	change SD034200280(20K ohm) to SD034200180(2K ohm)	2009.8.24	EVT
12	Change PR90	Modify power sequence	0.1	27	change SD034100280(10K ohm) to SD034100180 (1K ohm)	2009.8.24	EVT
13	Change PC77 & PC86 & PC96	Modify power sequence	0.1	27	Change PC77 & PC86 & PC96 to pop change SE076104KM8(0.1uf) to SE000000K80 (1uf)	2009.8.24	EVT
14	Change PC109	Change part number	0.1	27	change SE076104KM8(0.1uf) to SE076104K80(0.1uf)	2009.8.24	EVT
15	Change PL3.PL4	To slove high frequency noise	0.1	26	change SH00000BU00(4.7uH) to SH00000BS00(8.2uH)	2009.8.27	EVT
16	Change PL9	For design change	0.1	29	change SM01000BY00 to SM01000C000	2009.9.4	DVT
17	Change PL4	To improve +5VALWP efficiency	0.1	26	change SH00000BS00(8.2uH) to SH00000F900(4.7uH)	2009.9.10	DVT
18	Change PR209	Modify CPU CORE OCP	0.1	29	change SD028180180(1.8K ohm) to SD034237180 (2.37K ohm)	2009.9.30	PVT
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401793	D
Date: Friday, May 21, 2010				Sheet	31 of 32

<2009/4/28>
Update new power schematic,
release first version NAV50 schematic

<2009/04/29>
. Add R1182 R1183 L3 on page 9
. Change J3 to R1184 on page 13

<2009/04/30>
. Change JDIM1 to SP07F001720 on page 7
. Del SATA1 Port on page 12
. Change R51 R57 R70 R63 R317 R314 R190 to 0402 Size on page 21
<2009/05/04>
. Add WWAN_CLKREQ# and R107 pull-high to +3VS on page 8
. Add CRT_DET# on page 10
. Add CRT_DET# circuit on page 13
. Add 3 LEDS on page 16
. Add BT/BTN Board CONN. on page 16
. Update TP/B CONN. to SP01000LB00 on page 19

<2009/05/11>
. Add INVT_PWM on Page 5
. Del R323 on page 5
. C74 change to 2.2U_0603 on page 6
. C267 change to 22U on page 6
. C391 change to 0.1U on page 6
. Del C67 C35 C33 C36 on page 6
. Del +LGI_VID and U71.A21 direct connect to +VCCP on page 6
. Follow Intel checklist, add R52 on FSB on page 8
. Add D5 D7 D8 on page 4
. Add R174 on page 9
. Add PCI_RST# on page 11
. Add C1115 C1114 C1116 C1117 C1118 on page 15

<2009/05/12>
. Follow Intel Layout Checklist, Add C141 on VDDSPD on page 7
. Modify SRC CLK PORT LIST on page 8
. Del CLKREQ_LAN# on page 8
. Change PCIE Port list on page 13
. Change USB Port list on page 13
. Add W/L 3G SW on page 16
. Del R103 on page 18

<2009/05/13>
. Change JMINI1 to PCIE Port 3 on page 15

<2009/05/14>
. Page8 Change C174 C175 to 10U_0603

<2009/05/14>
. Update New Power schematic
. Del R376 R377 on page 8
. Del D5 D7 D8 on page 4
. Change JLVDS1 to SP0100006810 on page 9
. Add D6 for EMI on page 9
. Change C1106 to C_0603 type on page 9
. Change USB_OC# on page 13
. Add USB Port2 on page 20
. Change JP11 Pin define & Add D22 on page 19
. Change C512 to 1u_0402 on page 15
. Add U29 (MEDIA_LED#) on page 16

<2009/05/19>
.Update new clock GEN co-lay schematic on page 8

<2009/06/05>
.Update new clock GEN co-lay schematic on page 8
.Follow Intel check list change C161 C165 to 27P on page 8
.Follow Intel check list change C56 to 22uF on page 6

<2009/06/08>
.Update New Power schematic 06/06 version
Page 13- a.Del R203 (pull-up GPIO6 Resister)
b.Change R1184 NU
Page 17- a. Add VGATE
b. Del R1294
c. Change D30 NU
d. Change R1295 to 0 ohm
e. Add R1309 0 ohm on EC_RSMRST#
f. Pull-up LAN_WAKE# +3VALW
g. ICH_POK change to PCH_POK
h. Pull-up KB_RST# to +3VS
Page 10- a. Add R1283 R1284 ,Change R247 R249 to 10 ohm
b. Add @ on U10 U11 C301 C298
c. Del C302 C300 R1281 R1287

<2009/06/10>
. Page 7- Add C116 @
. Page 22- Modify USB_OC#1_2 to USB_OC#2
. Page 17- Modify PLTRST# to PCI_RST#
. Page 17- Add @ on R1311

<2009/06/12>
. Page4 Add C314 C313 C1150 D19 on +VCC_FAN1
. Page8 Add C1145 C1146 C1147
. Page10 Move CRT_DET# from Page13 to Page10
. Page13 Add +RTCVCC circuit

<2009/06/15>
. Update New Power schematic (change PBJ1 to PJP3)
. Page 10 modify C310 C308 C303 C307 C306 C304 Bom Structure
. Page 22 Modify Hole location by (ME drawing 06/12)

<2009/06/16>
. Page7 Modify DDR Command Control Pin pull-high Resister location
. Page9 Change R577 to 0402 type

<2009/06/17>
. Update New Power schematic 06/17
. Page9 modify LVDS Conn. Pin define
. Page9 Del C1110
. Page4 Add EMI solution D38 D39 D40

<2009/06/18>
. Update New Power schematic 06/18
. Page8 modify U4 Pin define and Q31
. Page13 Add R1376, R1377
. Page15 Modify C403
. Page23 Modify H11

<2009/06/19>
. Page4 Add new signal CPU_ITP , CPU_ITP#
. Page5 ADD R1378
. Page6 ADD C1152,C1153,C1154 C1160,C1161,C1162
. Page7 DDR_A_D8與DDR_A_D9互換
. Page8 ADD R1379,R1380,U77,R1381,C1157,R1382,R1383,R1384,C1157
. Page8 DEL C390
. Page9 ADD C1156
. Page11 DEL R1322, R1154
. Page13 DEL U77, ADD C1158
. Page17 ADD C1159

<2009/06/22>
. Page22 change IO Conn. pin34 from 48M to USB_ON#
. Page10 change JCRT1 P/N to SP010906182

<2009/06/23>
. Page15 Add C1163 C1164 C1165 C1166
. Page18 change PWR/B Conn. P/N to SP01000H300
. Page22 change JUSB1 JUSB2 P/N

<2009/06/24>
. Page8 Change C1350 C1351 to 0402 type
. Page10 Add R1385 R1386 on JVG_A_HS JVG_A_VS

<2009/06/25>
. Page22 move some parts to I/O Board , Add the MONO_IN_R on M/B
.

<2009/06/29>
. Page16 Change JP24 to ACES_88266_05001
. Page15 Change JMINI1 to FOX_AS0B246-S50U-7F_52P-T

<2009/06/30>
. Page18 Change PWR_LED# to PWR_PWM_LED#
. Page17 Add PWR LED DETECT PIN on Pin97

<2009/07/02>
. Update New Power schematic 07/02
. Page9 Add C1167 C1168 for RF request.
. Page13 Change R223 to 100K
. Page16 change JP24 to ACES_85201-0505N
. Page17 Del R1387 R1388 on EC Pin97
. Page17 Add New Board ID to separate NAV50 NAV60
. Page17 Change 展頻IC to SA00003J400 (New)
. Page18 Add D41 for ESD

<2009/07/03>
. Page18 Add D41.2 to PWR_PWM_LED#
. Page8 Change co-lay net name to +1.5VM_CK505
. Page20 Change JP2 Pin42 to +5VS

<2009/07/06>
. Page18 Add pwr switch for NAV50

<2009/07/08>
. Page5 Add 470pf on H_SMI# for known issue.

<DVT START>

<2009/08/04>
. Page5 CLK_CPU_HPLCLK CLK_CPU_HPLCLK# exchange
. Page9 Change JLVDS1 to P/N ACES 88341-3001 30P
. Page17 del PM_1.8V(U6.82) ,Del R1310 R1311
. Page18 Del D41

<2009/09/03>
. Page7 Change C112 to 0402 type
. Page8 Add T6 on CLK_48M_CR
. Page16 Modify JP18 Pin define change +5VALW +5VS to +3VALW +3VS
. Page20 Change Pin 18, 23 to +1.5VS change Pin7 , 9 to USB20_P7 N7
. Page21 Del H12

<2009/09/08>
Update Power schematic 0904
. Page18 Change R1388 to 100 ohm 0402
. Page18 Change LED1 to SC591NB5A00

<2009/09/10>
Update Power schematic 0910
. Page22 unmount Q6 Q8

<2009/10/07>
. Page4 U71 Change to SA00003M800
. Page6 R26 Change to SHI00009C00
. Page13 R152 Change to SD034200A80
. Page18 R1388 Change to SD028510A80

<2010/04/29>
update new bom

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL, INC., AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal, Electronics, Inc			
Title			
SCHEMATICS , MB A5651			
Size	Document Number	Rev	
Custom	401793	D	
Date:	Friday, May 21, 2010	Sheet	32 of 32