

Compal Confidential

Model Name : P3MJ0
File Name : LA-7121P
BOM P/N:43XXXXXXL01(UMA)
43XXXXXXL02(DIS)

Compal Confidential


M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH
Nvidia N12P-GS/GV

2010-11-16
REV:0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019B1	Rev A
				Date: Tuesday, December 14, 2010	Sheet 1	of 57

P3MJ0 block diagram



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VCCP	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

3G & BT Config

3G SKU: 3G@
BT SKU: BT@

BOM Config

UMA Only: UMA@ /BT@/3G@
N12P-GS OPTIMUS: OPT@/GS@/X76@/BT@/3G@
N12P-GV OPTIMUS: OPT@/GV@/X76@/BT@/3G@

VRAM BOM Config
add later

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

Project ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_PID min	VAD_PID typ	VAD_PID max
JM30	0	0 V	0 V	0 V
JM40	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
JM50	18K +/- 5%	0.436 V	0.503 V	0.538 V
SJM30	33K +/- 5%	0.712 V	0.819 V	0.875 V
SJM40	56K +/- 5%	1.036 V	1.185 V	1.264 V
SJM50	100K +/- 5%	1.453 V	1.650 V	1.759 V
NC	NC			
NC	NC			

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Left Side)
		1	USB/B (Left Side)
		2	
	UHCI1	3	
		4	
	UHCI2	5	
		6	
EHCI2	UHCI3	7	
		8	Mini Card(WLAN)
		9	Mini Card(WWAN)
	UHCI4	10	Camera
		11	
	UHCI5	12	SIM Card
		13	Blue Tooth


BTO Option Table

BTO Item	BOM Structure
UMA Only	UMA@
Discrete(OPTIMUS)	OPT@
VRAM	X76@
Connector	CONN@
3G	3G@
Blue Tooth	BT@
Unpop	@
N12P-GS	GS@
N12P-GV	GV@

Design Common




schematics pages sequence	Part count location define
CPU/PCH/CLK	1~1099
DIMM	2000~2099
dGPU	1400~1999
LVDS/CRT/HDMI/DP	2100~2199
Audio	1100~1199
LAN	1200~1299
Card Reader	1300~1399
Other IO (HDD/ODD/MINI/USB/KBD/BIOS/ Button/LED)	2400~xxxx
KBC	2200~2299
POK CKT, DC/DC	2300~2399



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C Document Number 4019B1 Rev A
				Date: Tuesday, December 14, 2010 Sheet 3 of 57




eDP_COMPPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)







JCPU1F

AG35	VCC1
AG34	VCC2
AG33	VCC3
AG32	VCC4
AG31	VCC5
AG30	VCC6
AG29	VCC7
AG28	VCC8
AG27	VCC9
AG26	VCC10
AG25	VCC11
AG24	VCC12
AG23	VCC13
AG22	VCC14
AG21	VCC15
AG20	VCC16
AG19	VCC17
AG18	VCC18
AG17	VCC19
AG16	VCC20
AD35	VCC21
AD34	VCC22
AD33	VCC23
AD32	VCC24
AD31	VCC25
AD30	VCC26
AD29	VCC27
AD28	VCC28
AD27	VCC29
AD26	VCC30
AD25	VCC31
AC34	VCC32
AC33	VCC33
AC32	VCC34
AC31	VCC35
AC30	VCC36
AC29	VCC37
AC28	VCC38
AC27	VCC39
AC26	VCC40
AA35	VCC41
AA34	VCC42
AA33	VCC43
AA32	VCC44
AA31	VCC45
AA30	VCC46
AA29	VCC47
AA28	VCC48
AA27	VCC49
AA26	VCC50
Y35	VCC51
Y34	VCC52
Y33	VCC53
Y32	VCC54
Y31	VCC55
Y30	VCC56
Y29	VCC57
Y28	VCC58
Y27	VCC59
Y26	VCC60
Y25	VCC61
Y24	VCC62
Y23	VCC63
Y22	VCC64
Y21	VCC65
Y20	VCC66
Y19	VCC67
Y18	VCC68
Y17	VCC69
Y16	VCC70
U35	VCC71
U34	VCC72
U33	VCC73
U32	VCC74
U31	VCC75
U30	VCC76
U29	VCC77
U28	VCC78
U27	VCC79
U26	VCC80
R35	VCC81
R34	VCC82
R33	VCC83
R32	VCC84
R31	VCC85
R30	VCC86
R29	VCC87
R28	VCC88
R27	VCC89
R26	VCC90
R25	VCC91
R24	VCC92
R23	VCC93
R22	VCC94
R21	VCC95
R20	VCC96
P29	VCC97
P28	VCC98
P27	VCC99
P26	VCC100


POWER

PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES




Sandy Bridge rPGA Rev1p0

Security Classification	Compal Secret Data	Title
Issued Date	2009/12/01	Deciphered Date
		2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number
		4019BI
		Rev A
		Date: Tuesday, December 14, 2010
		Sheet 8 of 57




POWER

EDS1.3
QC DC 33A JCPU1G




SENSE LINES	
VAXG_SENSE	AK35 VCC_AXG_SENSE 54
VSSAXG_SENSE	AK34 VSS_AXG_SENSE 54
VREF	
SM_VREF	AL1 +V_SM_VREF CNT
DDR3 -1.5V RAILS	
VDDQ1	AE7 10A
VDDQ2	AE4
VDDQ3	AE1
VDDQ4	AC7
VDDQ5	AC4
VDDQ6	AC1
VDDQ7	Y7
VDDQ8	Y4
VDDQ9	Y1
VDDQ10	U4
VDDQ11	U7
VDDQ12	U1
VDDQ13	P7
VDDQ14	P4
VDDQ15	P1
SA RAIL	
VCCSA1	M27
VCCSA2	M26
VCCSA3	L26
VCCSA4	L25
VCCSA5	J25
VCCSA6	J24
VCCSA7	H26
VCCSA8	H25
MISC	
VCCSA_SENSE	H23
FC_C22	C22 H_FC_C22
VCCSA_VID1	C24






Vaxg


- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed

Security Classification			Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31		Document Number	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev A
Date: Tuesday, December 14, 2010						Sheet 9 of 57







Layout Note:
Place near JDIMM2





Layout Note:
Place near JDIMM2.203,204




<Address: 01>
DIMM_B Standard type H:4mm


Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	12 of 57






























INTVRMEN
 * H : Integrated VRM enable
 L : Integrated VRM disable
 (INTVRMEN should always be pull high.)



HDA_SDO
 ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled [Flash Descriptor Security Override]










This signal has a weak internal pull-down
 On Die PLL_VR Select is supplied by
 1.5V when sampled high
 1.8V when sampled low
 Needs to be pulled High for Huron River platform




SPI ROM FOR ME (4MByte)



If use SPI programmer,
 R854 should be open
 (Normal is pop)





Prevent back drive issue.



0G1.5, potential leakage concern
 10/11 move 33 ohm and 1M ohm to sub board



Security Classification		Compal Secret Data			
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number 4019BI
				Rev	A
Date:	Tuesday, December 14, 2010	Sheet	14	of	57



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THE COMPLETION OF THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF ITS COMPANY OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			SCHEMATIC, MB LA-A7121	
			Document Number 4019BI	Rev A
Date: Tuesday, December 14, 2010			Sheet 15 of 57	

IGPU BKLT EN R215 1 2 0 0402 5% ENBKL ENBKL 41

R211
100K_0402_5%

+3VS


R220 1 2 2.2K_0402 5% CTRL_CLK
R221 1 2 2.2K_0402 5% CTRL_DATA

+3VS

R222 1 2 2.2K_0402 5% PCH CRT_CLK
R223 1 2 2.2K_0402 5% PCH CRT_DATA

R224 1 2 150_0402 1% PCH CRT_B
R227 1 2 150_0402 1% PCH CRT_G
R228 1 2 150_0402 1% PCH CRT_R


Pull high at LVDS conn side.



LVDS


Digital Display Interface

CRT





HDMI D2
HDMI D1
HDMI D0
HDMI CLK

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision	4019BI
				Date	Tuesday, December 14, 2010
				Sheet	16 of 57
				Rev	A




Boot BIOS Strap bit1 BBS1			
GNT1#/ GPIO51	Bit11	Bit10	Boot BIOS Destination
	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	LPC



Pin	Signal	Pin	Signal
R241	DGPU_HOLD_RST#	C46	PCH_GPIO52
R242	PCH_GPIO52	E40	VGA_ON_R
R243	PCH_GPIO51	D47	PCH_GPIO51
R244	PCH_GPIO53	E42	PCH_GPIO53
R245	PCH_GPIO55	F40	PCH_GPIO55

Pin	Signal	Pin	Signal
G42	PCH_GPIO2	G42	PIRQE# / GPIO2
G40	PCH_GPIO3	G40	PIRQ# / GPIO3
C42	PCH_GPIO4	C42	PIRQH# / GPIO4
D44	PCH_GPIO5	D44	PIRQH# / GPIO5



Pin	Signal	Pin	Signal
BG26	TP1	B21	TP21
B126	TP2	M20	TP22
B125	TP3	AY16	TP23
B116	TP4	BG46	TP24
B116	TP5		
AH38	TP6		
AH37	TP7		
AK43	TP8		
AK45	TP9		
C18	TP10		
N30	TP11		
H3	TP12		
AH12	TP13		
AM4	TP14		
AM4	TP15		
V13	TP16		
K24	TP17		
L24	TP18		
AB45	TP19		
AB45	TP20		

Pin	Signal	Pin	Signal
NV_CE#0	TP21	NV_ALE	TP21
NV_CE#1	TP22	NV_CLE	TP22
NV_CE#2	TP23	NV_RCOMP	TP23
NV_CE#3	TP24	NV_RB#	TP24
NV_DQ#0	TP25	NV_RE#_WRB0	TP25
NV_DQ#1	TP26	NV_RE#_WRB1	TP26
NV_DQ#2	TP27		
NV_DQ#3	TP28		
NV_DQ#4	TP29		
NV_DQ#5	TP30		
NV_DQ#6	TP31		
NV_DQ#7	TP32		
NV_DQ#8	TP33		
NV_DQ#9	TP34		
NV_DQ#10	TP35		
NV_DQ#11	TP36		
NV_DQ#12	TP37		
NV_DQ#13	TP38		
NV_DQ#14	TP39		
NV_DQ#15	TP40		

Pin	Signal	Pin	Signal
PIRQA#	K40	PIRQA#	K40
PIRQB#	K38	PIRQB#	K38
PIRQC#	H38	PIRQC#	H38
PIRQD#	G38	PIRQD#	G38
REQ1# / GPIO50	C46	REQ1# / GPIO50	C46
REQ2# / GPIO52	E40	REQ2# / GPIO52	E40
REQ3# / GPIO54	F40	REQ3# / GPIO54	F40
GNT1# / GPIO51	D47	GNT1# / GPIO51	D47
GNT2# / GPIO53	E42	GNT2# / GPIO53	E42
GNT3# / GPIO55	F40	GNT3# / GPIO55	F40
PIRQE# / GPIO2	G42	PIRQE# / GPIO2	G42
PIRQ# / GPIO3	G40	PIRQ# / GPIO3	G40
PIRQH# / GPIO4	C42	PIRQH# / GPIO4	C42
PIRQH# / GPIO5	D44	PIRQH# / GPIO5	D44

COUGARPOINT_FCBGA989-D

Pin	Signal	Pin	Signal
OC0# / GPIO59	A14	USB_OC0#	A14
OC1# / GPIO40	B17	USB_OC1#	B17
OC2# / GPIO41	C16	USB_OC2#	C16
OC3# / GPIO42	D16	USB_OC3#	D16
OC4# / GPIO43	E16	USB_OC4#	E16
OC5# / GPIO9	F16	USB_OC5#	F16
OC6# / GPIO10	G14	USB_OC6#	G14
OC7# / GPIO14	H14	USB_OC7#	H14

Pin	Signal	Pin	Signal
AV7	TP21	AV7	TP21
AV7	TP22	AV7	TP22
AU3	TP23	AU3	TP23
BG4	TP24	BG4	TP24
AT10	TP25	AT10	TP25
BC8	TP26	BC8	TP26
AU2	TP27	AU2	TP27
AT4	TP28	AT4	TP28
AT3	TP29	AT3	TP29
AT1	TP30	AT1	TP30
AV3	TP31	AV3	TP31
AV1	TP32	AV1	TP32
BA3	TP33	BA3	TP33
BB5	TP34	BB5	TP34
BB3	TP35	BB3	TP35
BB7	TP36	BB7	TP36
BE3	TP37	BE3	TP37
BD4	TP38	BD4	TP38
BE6	TP39	BE6	TP39

Pin	Signal	Pin	Signal
USBP0N	C24	USB20_N0	C24
USBP0P	A24	USB20_P0	A24
USBP1N	C25	USB20_N1	C25
USBP1P	B25	USB20_P1	B25
USBP2N	C26	USB20_N2	C26
USBP2P	A26	USB20_P2	A26
USBP3N	C28	USB20_N3	C28
USBP3P	E28	USB20_P3	E28
USBP4N	D28	USB20_N4	D28
USBP4P	A28	USB20_P4	A28
USBP5N	C29	USB20_N5	C29
USBP5P	B29	USB20_P5	B29
USBP6P	N28	USB20_P6	N28
USBP7P	M28	USB20_P7	M28
USBP8P	L30	USB20_P8	L30
USBP9P	G30	USB20_P9	G30
USBP10N	F30	USB20_N9	F30
USBP10P	C30	USB20_P9	C30
USBP11N	A30	USB20_N10	A30
USBP11P	L32	USB20_P10	L32
USBP12N	G32	USB20_N12	G32
USBP12P	E32	USB20_P12	E32
USBP13N	C32	USB20_N13	C32
USBP13P	A32	USB20_P13	A32

Pin	Signal	Pin	Signal
OC0# / GPIO59	A14	USB_OC0#	A14
OC1# / GPIO40	B17	USB_OC1#	B17
OC2# / GPIO41	C16	USB_OC2#	C16
OC3# / GPIO42	D16	USB_OC3#	D16
OC4# / GPIO43	E16	USB_OC4#	E16
OC5# / GPIO9	F16	USB_OC5#	F16
OC6# / GPIO10	G14	USB_OC6#	G14
OC7# / GPIO14	H14	USB_OC7#	H14

Pin	Signal	Pin	Signal
OC0# / GPIO59	A14	USB_OC0#	A14
OC1# / GPIO40	B17	USB_OC1#	B17
OC2# / GPIO41	C16	USB_OC2#	C16
OC3# / GPIO42	D16	USB_OC3#	D16
OC4# / GPIO43	E16	USB_OC4#	E16
OC5# / GPIO9	F16	USB_OC5#	F16
OC6# / GPIO10	G14	USB_OC6#	G14
OC7# / GPIO14	H14	USB_OC7#	H14


USB conn (left)
USB conn (left)

PCI HM65 config not support USB port 6 & 7.

Mini Card(WLAN)
Mini Card(WWAN)
CMOS Camera (LVDS)
Mini Card(SIM reserved)
Bluetooth

Within 500 mils

(For USB Port0)
(For USB Port1)




Pin	Signal	Pin	Signal
USB_OC0#	R237	1	2
USB_OC1#	R238	1	2
USB_OC2#	R239	1	2
USB_OC3#	R240	1	2
USB_OC4#	R241	1	2
USB_OC5#	R242	1	2
USB_OC6#	R243	1	2
USB_OC7#	R244	1	2



OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2

GPI028
On-Die PLL Voltage Regulator
This signal has a weak internal pull up




* H: On-Die voltage regulator enable
L: On-Die PLL Voltage Regulator disable




Can be configured as wake input to allow wakes from Deep Sleep. If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.




GPI036: CRB1.0 PH200K to +3VS, but CHK1.2 says pull down when not used






10/2 JM50 install, SM50 uninstall



	GPI038 OPTIMUS_EN#
* OPTIMUS	0
Non-OPTIMUS	1




CRB1.0 PH10K to +3VALW
GPI024 Unmultiplexed
NOTE: GPI024 configuration register bits are not cleared by CF9h reset event.



check: pull high?

This signal has weak internal PU, can't pull low
Intel schematic reviwie reccommand.



This pin can be left as no connect in On-Die VR enabled mode (default).

Place C167 Near BG6 pin

leakage PAW00 found

+1.5VS
R299 2 0.0603 5% +VCCAFDI_VRM


VCCVRM==>1.5V FOR MOBILE
VCCVRM==>1.8V FOR DESKTOP
VCCVRM = 160mA detal waiting for newest spec

PCH Power Rail Table



Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROG_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06


0 ohm for current test: delete when phase B

Security Classification	Compal Secret Data			Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	SCHEMATIC,MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BI	A
				Date: Tuesday, December 14, 2010	Sheet 19 of 57




	Compal Electronics, Inc.
Title	SCHEMATIC, MB LA-A7121





all NC, can't support 3D and high resolution HDMI






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019BI
				Date	Tuesday, December 14, 2010
				Sheet	23 of 57
				Rev	A

For PHQAA EVT Phase only			
Mode	VID1	VID0	+VGA_CORE
P0(Cold)	1	1	0.95 V
P0	0	1	0.950V
P8/P12	0	0	0.825 V


N12M-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	606	790	1.00 V
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GS Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD






N12P-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	24 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	26 of 57



GB2-128 Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

31,32 MDB[0..63] ← MDB[0..63]

MDB0 B13
MDB1 D13
MDB2 A13
MDB3 A14
MDB4 C16
MDB5 B16
MDB6 A17
MDB7 D16
MDB8 C13
MDB9 B11
MDB10 C11
MDB11 A11
MDB12 C10
MDB13 C8
MDB14 B8
MDB15 A8
MDB16 F8
MDB17 F8
MDB18 F10
MDB19 F9
MDB20 F12
MDB21 D8
MDB22 D11
MDB23 F11
MDB24 D12
MDB25 F13
MDB26 F14
MDB27 F14
MDB28 F15
MDB29 F16
MDB30 F16
MDB31 F17
MDB32 D29
MDB33 F27
MDB34 F28
MDB35 F28
MDB36 D26
MDB37 F25
MDB38 D24
MDB39 F25
MDB40 F32
MDB41 D33
MDB42 D33
MDB43 F31
MDB44 C33
MDB45 F29
MDB46 D30
MDB47 F29
MDB48 B29
MDB49 C31
MDB50 C29
MDB51 B31
MDB52 C32
MDB53 B32
MDB54 B35
MDB55 B34
MDB56 A29
MDB57 A28
MDB58 A28
MDB59 C28
MDB60 C26
MDB61 D25
MDB62 B25
MDB63 A25

U1400C

Part 3 of 7

MEMORY INTERFACE C

FBC_CMD0 F18 CMDB0
FBC_CMD1 F19 ×
FBC_CMD2 D18 CMDB2
FBC_CMD3 C17 CMDB3
FBC_CMD4 E19 CMDB4
FBC_CMD5 C19 CMDB5
FBC_CMD6 B17 CMDB6
FBC_CMD7 E20 CMDB7
FBC_CMD8 B19 CMDB8
FBC_CMD9 D20 CMDB9
FBC_CMD10 A19 CMDB10
FBC_CMD11 D19 CMDB11
FBC_CMD12 C20 CMDB12
FBC_CMD13 E20 CMDB13
FBC_CMD14 B20 CMDB14
FBC_CMD15 G21 CMDB15
FBC_CMD16 E22 CMDB16
FBC_CMD17 F24 ×
FBC_CMD18 E23 CMDB18
FBC_CMD19 C25 CMDB19
FBC_CMD20 C23 CMDB20
FBC_CMD21 E21 CMDB21
FBC_CMD22 E22 CMDB22
FBC_CMD23 D21 CMDB23
FBC_CMD24 A23 CMDB24
FBC_CMD25 D22 CMDB25
FBC_CMD26 B23 CMDB26
FBC_CMD27 C22 CMDB27
FBC_CMD28 B22 CMDB28
FBC_CMD29 A22 CMDB29
FBC_CMD30 A20 CMDB30
FBC_CMD31 G20 ×
FBC_DQM0 A16 DQMB0
FBC_DQM1 F11 DQMB1
FBC_DQM2 D15 DQMB3
FBC_DQM3 D27 DQMB4
FBC_DQM4 D34 DQMB5
FBC_DQM5 A34 DQMB6
FBC_DQM6 D28 DQMB7
FBC_DQM7
FBC_DQS_RN0 B14 DQSB#0
FBC_DQS_RN1 C10 DQSB#1
FBC_DQS_RN2 D9 DQSB#2
FBC_DQS_RN3 E14 DQSB#3
FBC_DQS_RN4 E26 DQSB#4
FBC_DQS_RN5 D31 DQSB#5
FBC_DQS_RN6 A31 DQSB#6
FBC_DQS_RN7 A26 DQSB#7
FBC_DQS_WP0 C14 DQSB0
FBC_DQS_WP1 A10 DQSB1
FBC_DQS_WP2 F10 DQSB2
FBC_DQS_WP3 D14 DQSB3
FBC_DQS_WP4 E26 DQSB4
FBC_DQS_WP5 D32 DQSB5
FBC_DQS_WP6 A32 DQSB6
FBC_DQS_WP7 B26 DQSB7
FBC_WCK0 G14 ×
FBC_WCK0_N G15 ×
FBC_WCK1 G11 ×
FBC_WCK1_N G12 ×
FBC_WCK2 G27 ×
FBC_WCK2_N G28 ×
FBC_WCK3 G24 ×
FBC_WCK3_N G25 ×
FBC_CLK0 E17 CLKB0
FBC_CLK0_N D17 CLKB0# 31
FBC_CLK1 D23 CLKB1
FBC_CLK1_N E23 CLKB1# 32

DQMB[7..0] 31,32
DQSB#7..0 31,32
DQSB#7..0 31,32

+VRAM_1.5VSO 1 OPT 2 K27
R1447 40.2_0402_1%
FBCAL_PD_VDDQ
1 OPT 2 L27
R1448 40.2_0402_1%
FBCAL_PU_GND
1 OPT 2 M27
R1449 60.4_0402_1%
FBCAL_TERM_GND
2 OPT 1 G19
+VRAM_1.5VSO 2 OPT 1 60.4_0402_1%
R1450 10K_0402_5%
2 OPT 1 G16
R1451


N12P-GS1-A1_BGA_973P GS0

GB2-128
Mode E - Mirror Mode Mapping


DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
Date:	Tuesday, December 14, 2010	Sheet	28	of	57

Memory Partition A - Lower 32 bits




Memory Partition A - Upper 32 bits



[illegible]

GB2-128		
Table E - Mirror Mode Mapping		
Address	DATA Bus	
	0...31	32...63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2




GS:

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]

GV:
GB1b-64

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	+3VS_DGPU	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_DGPU	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V



Option Component









N11P-GS	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK
64MX16 Samsung SA000035700	H 45K	L 35K	L GV@ GS@	L 20K	L 10K	H 15K
64MX16 Hynix SA000032400	H 45K	L 35K	L GV@ GS@	L 15K	L 10K	H 15K
128MX16 Samsung	H 45K	L 35K	L GS@	L 45K	L 10K	H 15K
128MX16 Hynix SA00003VS10	H 45K	L 35K	L GS@	L 35K	L 10K	H 15K

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111





Hynix (900MHZ) 64MX16 H5TQ1G63DFR-11C SA000041S40	512MB	0010	PD 15K (SD034150280)	No1 No44
	1GB	0010	PD 15K (SD034150280)	
Hynix 2G 128MX16 H5TQ2G63BFR-12C SA00003Y020	2GB	0110	PD 34.8k(SD034348280)	No1 No44
Samsung (900MHZ) 64MX16 K4W1G1646G-BC11 SA00004GS10	512MB	0011	PD 20K (SD034200280)	
Samsung 2G 128M16 K4W2G1646C-HC12 SA000047Q20	1GB	0011	PD 20K (SD034200280)	No1 No44
	2GB	0111	PD 45.3K(SD034453280)	

XCLK_417
0 277MHz (Default)
1 Reserved



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	33 of 57




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121	
Size	Custom	Document Number	4019BI	Rev	A
Date:	Tuesday, December 14, 2010	Sheet	34	of	57



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/08/01		Deciphered Date		2010/12/31		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB LA-A7121					
								Size		Document Number		Rev	
								Custom		4019B1		A	
								Date:		Tuesday, December 14, 2010		Sheet	




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2009/12/4	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	4019BI	A	
				Date:	Tuesday, December 14, 2010	Sheet 37 of 57	









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019B1
				Date	Tuesday, December 14, 2010
				Sheet	38 of 57
				Rev	A

For Wireless LAN






Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)





Card Reader

No 41, for measurement


The diagram shows a resistor R1313 with a value of 0.0805 5% connected between +3VS and +3VS_CARD. The distance from each terminal to the nearest edge is 40 mils.




SP02000FR00






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019B1	A
				Date:	Tuesday, December 14, 2010	Sheet 40 of 57






Follow JM50



(Right) ACES_85201-26051
10/04 Check footprint ok
SP01000GE00




To TP/B Conn.



LED


Should Check LED, not the correct P/N

3G/Wireless LED




Battery


Top View LED with Blue/Amber/Red Color




Reserved



Power




HDD



LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		

Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2008/08/10	Deciphered Date	2010/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATIC,MB LA-A7121		
					Size	Document Number	Rev
					Custom	4019B1	A
Date:		Tuesday, December 14, 2010		Sheet	42	of 57	


USB Host Charger



CB=0	Auto detection charger identification active
CB=1	Connect DP/DM to TDP/TDM

S0	S5(AC)	S5(DC)	EN#	ACTIVE	OFF	USB_CHARGE_2A#	LOW	LOW	LOW	PPON1	LOW	LOW	LOW

Stuff diodes to gate backflow from EC or PPON1.






AC Mode (Adapter In)			
Signal Name	S0	S3	S5
USB_CHARGE_CB	1	0	0
USB_CHARGE_2A#	0	0	0



DC Mode (Battery >30%)			
Signal Name	S0	S3	S5
USB_CHARGE_CB	1	0	0
USB_CHARGE_2A#	0	0	0

DC Mode (Battery <30%)			
Signal Name	S0	S3	S5
USB_CHARGE_CB	1	0	0
USB_CHARGE_2A#	0	1	1


USB_CHARGE_CB Switch Control Bit, 0:Auto Detection, 1:Pass-through
USB_CHARGE_2A# Enable 2A USB Power Switch (Low active)



USB3.0 Connector




Power Button

















Lid Switch

(Hall Effect Switch)







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019B1
				Date	Rev
				Tuesday, December 14, 2010	A
				Sheet	43 of 57



PCB footprint change: UPD720200F1-XXX-A_FBGA_176P-NH
From JM50: P/N change to SA000048H10
10/29 From JM40: P/N change to SA000048H00


Pin compare table for support USB remote wakeup or not

	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25








2009/08/14
CP_S3PowerReduction
WhitePaper_Rev0.9
0.75VS speed up discharge




MOS needed!
+3VALW TO +3VALW(PCH AUX Power)
Short J5 for PCH VCCSUS3.3



10/5, follow JM50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2008/08/10		2010/12/31		SCHEMATIC,MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number		Rev A		
	4019B1				
Date:	Tuesday, December 14, 2010		Sheet	45	of 57




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB LA-A7121	
Size	Custom	Document Number	4019BI	Rev	A
Date	Tuesday, December 14, 2010	Sheet	47	of	55

for reverse input protection



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BI
				Date: Tuesday, December 14, 2010	Sheet 48 of 55







TONSEL=VREF (1)SMPS1=300KHZ (+5VALWP)
(2)SMPS2=375KHZ (+3VALWP)

+3.3VALWP
Ipeak=5.78A ; 1.2Ipeak=6.94A; Imax=4.05A
f=375KHz, L=4.7UH
Rdson=15-18m ohm
 $1/2\Delta I = 1/2 \cdot (19-3) \cdot (3/19) / (375KHz \cdot 4.7UH) = 0.716A$
Vlimit=10*10^-6*110Kohm/10=0.11V
Ilimit=0.11/(18m*1.2)~0.11/(15m)=6.34A~9.13A
Iocp=7.06A~9.85AA (7.06A>6.94A -> ok) -DVT-


+5VALWP
Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
f=300KHz, L=4.7UH, Rentrip=154k ohm
Rdson=15-18m ohm
 $1/2\Delta I = 1/2 \cdot (19-5) \cdot (5/19) / (300KHz \cdot 4.7UH) = 1.306A$
Vlimit=10*10^-6*154Kohm/10=0.15V
Ilimit=0.15/(18m*1.2)~0.15/(15m)=7.13~10.26A
Iocp=8.44~11.57A (8.44>8.4 -> OK)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	4019BI
				Date	Tuesday, December 14, 2010
				Sheet	49 of 55




For 65W adapter==>action 70W , Recovery 54W
For 90W adapter==>action 97W , Recovery 75W


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	4019BI
				Document Number	4019BI
				Date	Tuesday, December 14, 2010
				Sheet	50 of 55
				Rev	A



$V_o = 1.5V$ $V_{FB} = 0.75V$
 $V = 0.75 * (1 + 10K/10K) = 1.5V$
 $F_{sw} = 298KHz$
 $C_{out} ESR = 15m\ ohm$ $R_{dson(max)} = 5.6\ mohm$ $R_{dson(typ)} = 4.5\ mohm$.
 $I_{peak} = 19.53A$, $I_{max} = 23.44A$, $I_{ocp} = 13.67A$
 $\Delta I = ((19 - 1.5) * (1.5/19)) / (L * F_{sw}) = 4.63A$
 $\Rightarrow 1/2 \Delta I = 2.315A$
choose $R_{cs} = 15K$
 $I_{ocpmax} = ((15K * 11uA) / 0.0045) + 2.315A = 35.65A$
 $I_{ocpmin} = ((15K * 9uA) / (0.0056 * 1.3)) + 2.315A = 23.06A$
 $I_{ocp} = 23.06A - 35.65A$





1.8VSP
 $I_{peak}=3.35A$; $1.2I_{peak}=4.02$; $I_{max}=2.345A$
 $V_{out}=0.6 * (1 + (20K/10K))=1.8V$



VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	
0	1	0.8 V	Yes/Yes	
1	1	0.75V	No/Yes	
1	1	0.65V	No/Yes	


Note:Use VCCSA_SEL to switch High & Low Level for VID[1]
 (ie. VCCSA_SEL) due to the VID[0] is don't care for this setting.



<V_o=1.05V> VFB=0.75V
 $V=0.75 \cdot (1+4.02K/10K)=1.052V$
 $F_{sw}=298KHz$

$C_{out} ESR=15m \text{ ohm}$ $R_{dson(max)}=5.6 \text{ mohm}$ $R_{dson(typ)}=4.5 \text{ mohm}$.
 $I_{peak}=12.866A$, $I_{max}=9A$, $I_{ocp}=15.439A$
 $\Delta I=((19-1.05) \cdot (1.05/19))/(L \cdot F_{sw})=3.33A$
 $\Rightarrow 1/2 \Delta I=1.665A$
choose $R_{cs}=15K$
 $I_{ocpmax}=(15K \cdot 11uA)/0.0045+1.665A=37.62A$
 $I_{ocpmin}=(15K \cdot 9uA)/(0.0056 \cdot 1.3)+1.665A=23.02A$
 $I_{ocp}=23.02A \sim 37.62A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	4019BI
				Date	Tuesday, December 14, 2010
				Sheet	53 of 55
				Rev	A




2-ph: PR172=20.5K Vboot=0V, Iccmax=54A
2-ph: PR172=169K Vboot=1.1V, Iccmax=54A

2-ph: PR178=1.47K for ~70A OCP

Connect to +5V can disable
GFX portion

+CPU_CORE	+GFX_CORE
Iccp=70A, IccMAX=53A	Iccp=40A, IccMAX=24A
Load line=1.9mohm	Load line=3.9mohm
DCR=1.1mohm	DCR=1.1mohm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019B1
				Rev A
				Date: Tuesday, December 14, 2010
				Sheet 54 of 55



	GPU_VID1	GPU_VID0	NVIDIA/N12P-GS	NVIDIA/N12P-GV1
P0(Cold)	0	1	1.0V	1.025V
P0(Hot)	1	0	0.975V	1.0V
P8/P12	1	1	0.825V	0.85V
ES	----	----	----	0.925V

_____ 5 _____ 1

```
No3, P39, change +2431 to 2N7002
No4, P33, add J2 for GND LVDS for GND noise solution
No5, P38, rename +3VS_GATE to +3VS_PMAN_GATE and add BT_ON# intersheet
No6, from DRC check, delete some redundant nets
No7, P53, power changes +VGF_X_CORE
```

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/06/10	Deciphered Date	2010/12/31	File	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CURRENT POSSESSOR OF THIS DOCUMENT OR REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				No. 2 Docu. No. 401981	Rev. A
Date	Wednesday, 10 Jun 2010	Printed	50	of	37

11/10 A phase SMT MEMO and Re-work instruction

11/3 NO1: P33, change X7@ R1491 samsung 64*16 PD 20K (from 25K)

11/9 SMT MEMO

NO3: P42, change VBAH P/N: from SA00003M060 to SA000047020, from SA00003V510 to SA00003Y000

NO5: P42, change R2637, R2639, install R2638 for BIOS setting from high active to low active

11/0 rework instruction

NO4: P43,44, delete PPDN1 signal and change D2435

11/0 rework instruction

NO5: P41, add 10K pull high R2235 for EC_PME#

11/0 rework instruction

NO6: Follow NVIDIA Johnson Yeh, for N12P-GV strap pin: below strap setting would need to be changed for N12P-GV-ES

1. ROM_SCLK: pull up 15K ohm.

2. ROM_SO: pull up 10K ohm.

3. STRAP2: pull up 45K ohm.

4. STRAP3: pull down 5K ohm.

5. STRAP4: pull down 10K ohm.

6. STRAP_REF2, need to stuff with 40K ohm 1%.

7. PG000 (pin E7) stuff 10K ohm.

11/11 NO7: From DFB request, P46, change SW2402 to SM100001D10 (P5LMO design)

NO8: From JM40, change JU581 to TopYang DC021011051

11/12 NO9: P41, delete colay EC BIOS ROM U2203

NO10: P46, P46, P46, add EAPO signal for MUTE function in EC common code

NO11: P37, change reserved JU581 to reserved JU581, add EAPO signal for MUTE function in EC common code

power circuits JM30_2010-11-12A-FOR DCIN CONNECTOR.dsn combined

11/15 NO12: P46; P34, change JUSB1 P/N to SP01000G000 (28 pin), and add DMIC_CLK, DMIC_DATA; change JLVDS1 pin definition, but later should confirm with JM40/50

NO13: P46, change JFAM1 P/N to SP02000H000 and swap pin definition

NO8: JUSB1 footprint change because not sync up with ME

11/16 NO14: P39, change JMLAN1 pin definition: delete pin 17, 19, 8, 10, 12, 14, 16; P17, and delete R249 for no-use PCI CLK to MLAN

NO8: change JUSB1 to TopYang DC021011051 and use DC021011050 footprint

NO10, P43, change C2595 to SGA00002N80

11/19 NO17: P43, add ON/OFF pull high R2467 to +3VALM_EC and unmount R2466

NO18: From connector list v28, P43, JUSB3 to DC233000000

NO19: P46, (1) delete open door shut down key (move to sub board), add 1 connector for this function; (2) change reset key function, delete unmounted components

NO20, P10, For VGA sequence logic, add circuits to DGPU_PWR0K, and from pull high to pull low

11/24 NO23: P44, To avoid leakage, delete R2638 0 ohm and add D2418

NO22: P46, add DC414 J40

11/25 NO24: P44, To avoid SM10 leakage. Follow JM40 to do this circuit

NO24, P14, reserve SMBUS 0 ohm! R396, R397, R398, R399

11/26 NO25: P43, revise USB3.0 function table

power circuits JM30_20101125.dsn combined

11/29 NO26: P18, modify NO20, delete VGA_PWR0K path and add PMOS

NO27: P46, modify P19, add back unpop parts, and reserve 0 ohm test resistor for open door function, use S1@ and S2@ to distinguish them

NO28: P17, delete VGA_ON pull high

NO29: P44, modify NO24, add pull up, change 2N7002

NO30: P19, Follow JM40, change R210 to PCH_RSMRST# R instead of PCH_RSMRST#

NO31: P46, Follow JM40, change R2464 by location from R1406.2 to Q1406.3

NO32: P46, Follow JM40, change R2464 by location from R1406.2 to Q1406.3

NO33: P34, From JM50, for LVDS rise sequence, change R2102 from 1K to 10K, change C2100 from 0.047u to 4.7u

11/30 NO34: P18, modify VGA sequence - using 2 NMOS

NO35: P40, modify reset and shut down function - delete S1@ and S2@ optional

12/1 NO36: Follow JM40 2nd source, D2101, D2105 change to SC500003H00

D2417, D2427, D2435 change to SC100001K00

C186, C1459, C1473, C1474, C1477, C1478, C1484, C1485, C1498, C1506, C1510, C1515, C1538, C1539, C1540, C1541, C1566, C1567, C1568, C1569, C1577, C1578, C1579, C1586, C1603, C2466 change to SE000000K00

NO37: P34, 46, add EMI solution for DMIC_CLK, DMIC_DATA

NO38: P46, From JM40, modify reset button

NO39: P46, From JM40, change D2415 to S0000007010

NO40: From JM40, due to common parts "AND", change U10, U11 to SA000000H00

NO41: add +3VS_CAD0 0 ohm for power consumption measurement

new power circuits JM30_20101201.dsn combined again

12/2 NO42: P46, Follow JM40 add 3V_LAN MOS to separate 3VALM

date	Func.	No.	Page
12/8	ROM change description	NO43	P33
	ROM change	NO45	P46
	ROM change	NO46	P17
12/9	design change	NO47	P33
			N12P-GV QS DeVID: 0x1050,
			1. ROM_SCLK: pull up 5K ohm.
			2. STRAP2: pull down 5K ohm.
			3. ROM_SO: pull up 10K ohm.
			4. STRAP3: pull down 5K ohm.
			5. STRAP4: pull down 10K ohm.
			6. STRAP_REF2, need to stuff with 40K ohm 1%.
			7. PG000 (pin E7) stuff 10K ohm.
			STRAP0: as same as N12P-GS with 45K pull up.
			STRAP1: pull down 35K as N12P-GS
should change later		P17	for VGA_ON pull high deleted, need to arrange RP instead R