



Part Number = X76264BOL81

SEYSAM1G@



Part Number = X76264BOL82

SEYHYN1G@



Part Number = X76264BOL55

WHISAM1G@



Part Number = X76264BOL60

WHIHYN1G@



Part Number = X76264BOL61

SAM2G@



Part Number = X76264BOL62

HYN2G@



Part Number = DA80000NI00

Compal Confidential

P7YE5/S5 Schematics Document

AMD Sabine

APU Llano / Hudson M2 / Vancouver Whistler_Seymour


DIS only / UMA only / PX Muxless with BACO

2011-02-18


LA-6991P REV: 0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
Date: Thursday, February 24, 2011				Sheet	1 of 50

Sabine




CLOCK DISTRIBUTION



DISPLAY DISTRIBUTION

- _____ : LVDS PATH
 _____ , - - - - : eDP PATH
 _____ : APU HDMI PATH
 _____ : VGA HDMI PATH



Security Classification	Compal Secret Data			Title	SCHEMATIC MB A6991
Issued Date	2010/12/30	Deciphered Date	2012/01/01		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	A
				Document Number	
				4019BN	
				Date:	Thursday, February 24, 2011
				Sheet	3 of 50

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	SB-TSI	1001 100X b	98H
			GMT G781-1 (GPU)	1001 101X b	9AH
			CAT24C64WJ (RTD2136S)	1010 100X b	A8H
			VGA-TSI	1000 001X b	82H

FCH SM Bus 0 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1001 000Xb	90			
DDR DIMM2	1001 010Xb	94			

STATE	SIGNAL		SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
	Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)			LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)			LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)			LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)			LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BTO Option Table

BOM Structure	BTO Item
UMA@	Display from UMA (PX4.0 or UMA only)
VGA@	Have VGA chip (Discrete only or PX4.0)
DISO@	Display from VGA (Discrete only)
SEYM@	Use Seymour (Discrete only and PX4.0)
WHI@	Use Whistler (Discrete only and PX4.0)
GRAN@	Use Granville (Discrete only and PX4.0)
VAN@	Use Vancouver VGA (Discrete only and PX4.0)
RT@	Use translator RTD2136S
ANX@	Use translator ANX3110
M2@	Use Hudson-M2
M3@	Use Hudson-M3
930@	Use KB930
9012@	Use KB9012
128@	Use VRAM channel A
PX@	PX4.0
BACO@	Use BACO
NOBACO@	No use BACO
APULVDS@	UMA LVDS path
APUEDP@	UMA eDP path
VGALVDS@	VGA LVDS path
VGAEDP@	VGA eDP path
EDP@	eDP path
JE@	ACER
SJV@	PB and GW
NOGRAN@	No Use Granville

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Document Number 4019BN	Rev A
				Date:	Thursday, February 24, 2011	Sheet 4 of 50

PROJECT ID Table

Board ID	PCB Revision
0	
1	
2	
3	
4	
5	
6	
7	

BOARD ID Table

Board ID	PCB Revision
0	
1	0.1(EVT)
2	0.2(DVT)
3	
4	
5	
6	
7	

BOM Config

EVT

UMA only:


UMA@, RT@, ANX@, M3@, 930@, APULVDS@, JE@

DISO only:

VGA@, DISO@, VGALVDS@, SEYM@ or WHI@, VAN@, 128@(With WHI@), NOGRAN@, NOBACO@, M3@, 930@, JE@

PX

UMA@, VGA@, PX@, SEYM@ or WHI@, VAN@, 128@(With WHI@), NOGRAN@, RT@, ANX@, APULVDS@, BACO@, M3@, 930@, JE@



AMD APU FS1		
0.7~1.475V	VDD CORE	54A
0.7~1.475V	VDDNB	27.5A
+2.5VS	VDDA	500mA
+1.5V	VDDIO	4.6A
+1.2VS	VDDR	6.7A


RAM DDRIII SODIMMX2	
+1.5V	VDD_MEM 4A
+0.75VS	VTT_MEM 0.5A




VGA ATI Whistler/Seymour/Granville	
0.85~1.1V	VDDC 47A
0.9~1.0V	VDDCI 4.6A

+1.0VSG	DPLL_VDDC: 125 mA SPV10: 120 mA PCIE_VDDC: 2000 mA DP[A:E]_VDD10: 680 mA
+1.5VSG	VDDR1: 3400 mA
+1.8VSG	PLL_PVDD: 75 mA TSVDD: 20 mA AVDD: 70 mA VDD1Di: 100 mA VDD2Di: 50 mA AZVDDQ: 1.5 mA VDD_CT: 110 mA VDDR4: 170 mA PCIE_PVDD: 40 mA MPV18: 150 mA SPV18: 75 mA PCIE_VDDR: 400 mA DP[A:F]_VDD18: 920 mA DP[A:F]_PVDD: 120 mA
+3VSG	AZVDD: 130 mA VDDR3: 60 mA


VRAM 512/1GB/2GB 64M / 128Mx16 * 4 / 8	
+1.5VSG	2.4 A

FCH AMD Hudson M2/M3	
+1.1VS	VDDPL_11_DAC: 7 mA VDDAN_11_ML: 226 mA VDDCR_11: 1007 mA VDDAN_11_CLK: 340 mA VDDAN_11_PCIE: 1088 mA VDDAN_11_SATA: 1337 mA
+1.1VALW	VDDAN_11_USB_S: 140 mA VDDCR_11_USB_S: 197 mA VDDAN_11_SSUSB_S: 282 mA VDDCR_11_SSUSB_S: 424 mA VDDCR_11_S: 187 mA VDDPL_11_SYS: 70 mA
+3VS	VDDIO_33_PCIGP: 131 mA VDDPL_33_SYS: 47 mA VDDPL_33_DAC: 20 mA VDDPL_33_ML: 20 mA VDDAN_33_DAC: 200 mA VDDPL_33_PCIE: 43 mA VDDPL_33_SATA: 93 mA VDDIO_AZ_S: 26 mA
+3VALW	VDDPL_33_SSUSB_S: 20 mA VDDPL_33_USB_S: 17 mA VDDAN_33_USB_S: 658 mA VDDIO_33_S: 59 mA VDDXL_33_S: 5 mA VDDAN_33_HWM_S: 12 mA
GND	VDDIO_33_GBE_S VDDCR_11_GBE_S VDDIO_GBE_S
RTC BAT	VDDBT_RTC_G







HPD




Panel ENBKL




Panel ENVDD




Panel PWM



Security Classification	Compal Secret Data			Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	SCHEMATIC MB A6991	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A	Document Number 4019BN
Date: Thursday, February 24, 2011				Sheet 10	of 50






DIMM_B STD H:4mm



<Address: 01>

P/N: SP07000H800

F/P: FOX_AS0A626-U4SN-7F 204P



Place near DIMM2





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 12 of 50

The diagram illustrates the PCIE EXPRESS INTERFACE, showing the connection between a central controller (U8A) and various peripheral components. The interface is divided into several sections:

- PCIE_FTX_C GRX_N [0..15]**: Connections for the PCIe_FTX_C GRX_N [0..15] signals, including PCIE_FTX_C GRX_P0, PCIE_FTX_C GRX_N0, PCIE_FTX_C GRX_P1, PCIE_FTX_C GRX_N1, PCIE_FTX_C GRX_P2, PCIE_FTX_C GRX_N2, PCIE_FTX_C GRX_P3, PCIE_FTX_C GRX_N3, PCIE_FTX_C GRX_P4, PCIE_FTX_C GRX_N4, PCIE_FTX_C GRX_P5, PCIE_FTX_C GRX_N5, PCIE_FTX_C GRX_P6, PCIE_FTX_C GRX_N6, PCIE_FTX_C GRX_P7, PCIE_FTX_C GRX_N7, PCIE_FTX_C GRX_P8, PCIE_FTX_C GRX_N8, PCIE_FTX_C GRX_P9, PCIE_FTX_C GRX_N9, PCIE_FTX_C GRX_P10, PCIE_FTX_C GRX_N10, PCIE_FTX_C GRX_P11, PCIE_FTX_C GRX_N11, PCIE_FTX_C GRX_P12, PCIE_FTX_C GRX_N12, PCIE_FTX_C GRX_P13, PCIE_FTX_C GRX_N13, PCIE_FTX_C GRX_P14, PCIE_FTX_C GRX_N14, PCIE_FTX_C GRX_P15, and PCIE_FTX_C GRX_N15.
- PCIE_GTX_C FRX_P [0..15]**: Connections for the PCIE_GTX_C FRX_P [0..15] signals, including PCIE_GTX_C FRX_P0, PCIE_GTX_C FRX_N0, PCIE_GTX_C FRX_P1, PCIE_GTX_C FRX_N1, PCIE_GTX_C FRX_P2, PCIE_GTX_C FRX_N2, PCIE_GTX_C FRX_P3, PCIE_GTX_C FRX_N3, PCIE_GTX_C FRX_P4, PCIE_GTX_C FRX_N4, PCIE_GTX_C FRX_P5, PCIE_GTX_C FRX_N5, PCIE_GTX_C FRX_P6, PCIE_GTX_C FRX_N6, PCIE_GTX_C FRX_P7, PCIE_GTX_C FRX_N7, PCIE_GTX_C FRX_P8, PCIE_GTX_C FRX_N8, PCIE_GTX_C FRX_P9, PCIE_GTX_C FRX_N9, PCIE_GTX_C FRX_P10, PCIE_GTX_C FRX_N10, PCIE_GTX_C FRX_P11, PCIE_GTX_C FRX_N11, PCIE_GTX_C FRX_P12, PCIE_GTX_C FRX_N12, PCIE_GTX_C FRX_P13, PCIE_GTX_C FRX_N13, PCIE_GTX_C FRX_P14, PCIE_GTX_C FRX_N14, PCIE_GTX_C FRX_P15, and PCIE_GTX_C FRX_N15.
- CLOCK**: Connections for the CLOCK signals, including CLK_PEG_VGA, CLK_PEG_VGA#, AB35, AA36, PCIE_REFCLKP, PCIE_REFCLKN, PWRGOOD, and PERSTB.
- CALIBRATION**: Connections for the CALIBRATION signals, including PCIE_CALRP, PCIE_CALRN, and PCIE_CALRN.
- Power Supply**: Connections for the power supply, including R389, VGA@10K_0402_5%, AH16, R388, R390, and 1.0VSG.

The diagram also shows the internal structure of the U8A controller, including the PCIE_TX0P, PCIE_TX0N, PCIE_TX1P, PCIE_TX1N, PCIE_TX2P, PCIE_TX2N, PCIE_TX3P, PCIE_TX3N, PCIE_TX4P, PCIE_TX4N, PCIE_TX5P, PCIE_TX5N, PCIE_TX6P, PCIE_TX6N, PCIE_TX7P, PCIE_TX7N, PCIE_TX8P, PCIE_TX8N, PCIE_TX9P, PCIE_TX9N, PCIE_TX10P, PCIE_TX10N, PCIE_TX11P, PCIE_TX11N, PCIE_TX12P, PCIE_TX12N, PCIE_TX13P, PCIE_TX13N, PCIE_TX14P, PCIE_TX14N, PCIE_TX15P, and PCIE_TX15N.



216-0810005 A11
WHISTLER PRO M2 A11:
SA00004C720(S IC 216-0810005 A11 WHISTLER PRO FCBGA 962P ABO !)

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019BN	A
				Date:	Thursday, February 24, 2011	Sheet 13 of 50

Strap Name		Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN	V2SYNC (GENLK_VSYNC)	VIP Device Strap Enable indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPIO9	VGA Disable determines (Internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: full Tx output swing	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPIO13	GPIO13.12.11 (config 2.1.0) : (Internal PD) a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type.	001
CONFIG[1]	GPIO12	b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	
CONFIG[0]	GPIO11	c) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device (Internal PD) 0: Disable, 1: Enable	0
AUD[1]	HSYNC	00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
AUD[0]	VSYNC	0: Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
BIF_GEN2_EN	GPIO2		0
RESERVED	H2SYNC (GENLK_CLK) GPIO8 GPIO21	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI

Don't have this strap on
Whistler and Seymour




NC on Park,
Robson and Seymour
NC on Park, Robson


NC on Park,
Robson and Seymour


Global Swap Lock on
Multiple GPUs


SEYMOUR-XT						
ID3-0	Vendor	Size	Freq	PIN	Description	Quality
0000						
0001	SAM	C-die 128*16	933MHz	SA000047Q20	K4W2G1646C-HC11	V
0010	SAM	C-die 64*16	933MHz	SA000046C510	K4W1G1646C-B011	V
0100	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646C-HC12	V
0101	SAM	C-die 128*16	800MHz	SA000035M90	K4W2G1646C-HC12	V
0110						
0111						
1000						
1001						
1010	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5T01G63DFR-12C	V
1011	HYN	Orion-die 64*16	800MHz	SA0000324Z0	H5T01G63BFR-12C	V
1100	HYN	Vega-die 128*16	800MHz	SA000035V10	H5TQ2G63BFR-12C	V
1110	HYN	Vega-die 64*16	900MHz	SA000041S40	H5T01G63DFR-11C	V
1111	HYN	Vega-die 128*16	900MHz	SA00003Y020	H5TQ2G63BFR-11C	V

WHISTLER-PRO						
ID3-0	Vendor	Size	Freq	PIN	Description	Quality
0000	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646C-HC12	V
0001	SAM	C-die 128*16	800MHz	SA000046C510	K4W2G1646C-B011	V
0010	SAM	C-die 64*16	933MHz	SA000046G510	K4W1G1646C-B011	V
0011	SAM	C-die 128*16	933MHz	SA000047Q20	K4W2G1646C-HC11	V
0100						
0101						
0110						
0111						
1000	HYN	Orion-die 64*16	800MHz	SA0000324Z0	H5T01G63BFR-12C	V
1001	HYN	Vega-die 128*16	800MHz	SA000035V10	H5TQ2G63BFR-12C	V
1010	HYN	Vega-die 64*16	900MHz	SA000041S40	H5T01G63DFR-11C	V
1011	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5T01G63DFR-12C	V
1100	HYN	Vega-die 128*16	900MHz	SA00003Y020	H5TQ2G63BFR-11C	V
1101						
1110						
1111						










Place via on each trace bus and let resistor very close the via



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> SCHEMATIC MB A6991	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				4019BN	
Date:		Thursday, February 24, 2011		Sheet	22 of 50

Panel LCDVDD Control

The schematic diagram illustrates the Panel LCDVDD Control circuit. It features a +LCDVDD supply connected to a network of resistors (R1324, R1325, R1326, R1327, R1328, R1329, R1356, R1330) and MOSFETs (Q140A, Q140B, Q141). The circuit also includes a +3V3 supply connected to a 60mils trace, a 4.7uF capacitor (C1538), and a 60mils trace. A +LCDVDD supply is connected to a network of capacitors (C1539, C1540, C1542, C1543) and a 4.7uF capacitor (C1542). A note indicates to 'Place near LVDS Conn'.

Panel Backlight Control

<21> RT_BKOFF# RT_BKOFF# R1357 1 RT_0 2 0 0402 5% DISPOFF#

<22> ANX_BKOFF# ANX_BKOFF# R644 1 ANX_0 2 0 0402 5%

From EC <35> BKOFF# BKOFF# R1331 1 DIS_0 2 0 0402 5%

R1332 1 2 10K 0402 5%

UMA eDP also need to use R1331

C1544 680P_0402_50V7K +INVPWR_B+ 40mils

C1545 68P_0402_50V8J

FBMA-L11-201209-221LMA30T_0805

FBMA-L11-201209-221LMA30T_0805

L155 1.2UH 1231AS-H-1R2N-P3_2_9A_30%

B+

Panel PWM Control

<35> EC_INV_T_PWM

<13> VGA_INV_T_PWM

<10,21,22> APU_INV_T_PWM

<22> ANX_INV_T_PWM

<21> RT_INV_T_PWM

1

2

3

4

5

R1334 0.0402_5%

R1336 100K_0402_5%

R1337 0.0402_5%

R1338 0.0402_5%

R1541 0.0402_5%

eDP HDP for APU and VGA

<14> VGA_EDP_HPD

<10,21,22> LVDS_HPD

R1342

R1343

VGAEDP@
0_0402_5%

APUEDP@
0_0402_5%

Q142A
EDP@

Q142B
EDP@

EDP@
R1340
10K_0402_5%

EDP@
R1341
10K_0402_5%

EDP@
R1344
200K_0402_5%

EDP HPD

R1345 EDP@
200K_0402_5%

Translator LVDS Output

				BOM Option for APU eDP	
TXCLK+	2	3	APULVDS@	APU_TXOUT_CLK+ <21>	APUEDP@ R1409 0.1U_0402_16V7K
TXCLK-	1	4		APU_TXOUT_CLK- <21>	APUEDP@ R1410 0.1U_0402_16V7K
TXOUT2+	2	0_0404_4P2R_5%	0_0402_5% APULVDS@	APU_TXOUT2+ <21>	APUEDP@ R1411 0.1U_0402_16V7K
TXOUT2-	1	4	0_0402_5% APULVDS@	APU_TXOUT2- <21>	APUEDP@ R1412 0.1U_0402_16V7K
TXOUT1+	2	0_0402_5% APULVDS@		APU_TXOUT0+ <21>	APUEDP@ R1414 0.1U_0402_16V7K
TXOUT1-	1	4	0_0402_5% APULVDS@	APU_TXOUT0- <21>	APUEDP@ R1415 0.1U_0402_16V7K
TXOUT0+	2	3	APULVDS@		
TXOUT0-	1	4			
	RP5	0_0404_4P2R_5%			
TZCLK+	2	3	APULVDS@	APU_TZOUT_CLK+ <21>	APUEDP@
TZCLK-	1	4		APU_TZOUT_CLK- <21>	APUEDP@
TZOUT2+	2	0_0404_4P2R_5%	0_0402_5% APULVDS@	APU_TZOUT2+ <21>	
TZOUT2-	1	4	0_0404_4P2R_5%	APU_TZOUT2- <21>	
TZOUT1+	2	0_0404_4P2R_5%	0_0402_5% APULVDS@	APU_TZOUT1+ <21>	
TZOUT1-	1	4	0_0402_5% APULVDS@	APU_TZOUT1- <21>	
TZOUT0+	2	0_0404_4P2R_5%		APU_TZOUT0+ <21>	
TZOUT0-	1	4	0_0402_5% APULVDS@	APU_TZOUT0- <21>	
	RP13	0_0404_4P2R_5%			
I2CC_SDA	R1414	0_0402_5% APULVDS@		APU_LVDS_DAT <21>	
I2CC_SCL	R1415	0_0402_5% APULVDS@		APU_LVDS_CLK <21>	

```

BOM Option for APU eDP

APUEDP@
R1409 | 0.1U_0402_16V7K
21> |
21> |
APUEDP@
R1410 | 0.1U_0402_16V7K
21> |
21> |
APUEDP@
R1411 | 0.1U_0402_16V7K
21> |
21> |
APUEDP@
R1412 | 0.1U_0402_16V7K
21> |
21> |
APUEDP@
R1414 | 0.1U_0402_16V7K
21> |
21> |
APUEDP@
R1415 | 0.1U_0402_16V7K
21> |
21> |

```

VGA LVDS Output (Reserve eDP)


BOM Option for VGA eDP

The diagram illustrates the pinout for the VGA LVDS Output (Reserve eDP) configuration. It shows the connections for various signals from the R1348, R1350, R1351, R1353, R1358, and R1359 components to the VGA signals. The signals are organized into groups, with some signals having multiple pins and others having a single pin. The connections are as follows:


- R1348:**
 - TXCLK- (Pin 2) to VGA_TXCLK- (<13>)
 - TXCLK+ (Pin 4) to VGA_TXCLK+ (<13>)
 - TXOUT2- (Pin 2) to VGA_TXOUT2- (<13>)
 - TXOUT2+ (Pin 4) to VGA_TXOUT2+ (<13>)
 - TXOUT1+ (Pin 2) to VGA_TXOUT1+ (<13>)
 - TXOUT1- (Pin 4) to VGA_TXOUT1- (<13>)
 - TXOUT0+ (Pin 2) to VGA_TXOUT0+ (<13>)
 - TXOUT0- (Pin 4) to VGA_TXOUT0- (<13>)
- R1350:**
 - TXOUT2- (Pin 2) to VGA_TXOUT2- (<13>)
 - TXOUT2+ (Pin 4) to VGA_TXOUT2+ (<13>)
 - TXOUT1+ (Pin 2) to VGA_TXOUT1+ (<13>)
 - TXOUT1- (Pin 4) to VGA_TXOUT1- (<13>)
 - TXOUT0+ (Pin 2) to VGA_TXOUT0+ (<13>)
 - TXOUT0- (Pin 4) to VGA_TXOUT0- (<13>)
- R1351:**
 - TXOUT2- (Pin 2) to VGA_TXOUT2- (<13>)
 - TXOUT2+ (Pin 4) to VGA_TXOUT2+ (<13>)
 - TXOUT1+ (Pin 2) to VGA_TXOUT1+ (<13>)
 - TXOUT1- (Pin 4) to VGA_TXOUT1- (<13>)
 - TXOUT0+ (Pin 2) to VGA_TXOUT0+ (<13>)
 - TXOUT0- (Pin 4) to VGA_TXOUT0- (<13>)
- R1353:**
 - TXOUT2- (Pin 2) to VGA_TXOUT2- (<13>)
 - TXOUT2+ (Pin 4) to VGA_TXOUT2+ (<13>)
 - TXOUT1+ (Pin 2) to VGA_TXOUT1+ (<13>)
 - TXOUT1- (Pin 4) to VGA_TXOUT1- (<13>)
 - TXOUT0+ (Pin 2) to VGA_TXOUT0+ (<13>)
 - TXOUT0- (Pin 4) to VGA_TXOUT0- (<13>)
- R1358:**
 - TZCLK- (Pin 2) to VGA_TZCLK- (<13>)
 - TZCLK+ (Pin 4) to VGA_TZCLK+ (<13>)
 - TZOUT2- (Pin 2) to VGA_TZOUT2- (<13>)
 - TZOUT2+ (Pin 4) to VGA_TZOUT2+ (<13>)
 - TZOUT1+ (Pin 2) to VGA_TZOUT1+ (<13>)
 - TZOUT1- (Pin 4) to VGA_TZOUT1- (<13>)
 - TZOUT0+ (Pin 2) to VGA_TZOUT0+ (<13>)
 - TZOUT0- (Pin 4) to VGA_TZOUT0- (<13>)
- R1359:**
 - TZOUT2- (Pin 2) to VGA_TZOUT2- (<13>)
 - TZOUT2+ (Pin 4) to VGA_TZOUT2+ (<13>)
 - TZOUT1+ (Pin 2) to VGA_TZOUT1+ (<13>)
 - TZOUT1- (Pin 4) to VGA_TZOUT1- (<13>)
 - TZOUT0+ (Pin 2) to VGA_TZOUT0+ (<13>)
 - TZOUT0- (Pin 4) to VGA_TZOUT0- (<13>)

The diagram also shows the connections for the eDP AUXN and eDP AUXP signals to the I2CC SDA and I2CC_SCL signals.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part B	Rev A
				Document Number	
				4019BN	
Date:	Thursday, February 24, 2011	Sheet	23	of	50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	Rev
				4019BN	A
Date:	Thursday, February 24, 2011	Sheet	24	of	50



Use common via


From FCH

<28> FCH_CRT_R	FCH_CRT_R	R1421	UMA@	1	0.0402_5%	CRT_R
<28> FCH_CRT_G	FCH_CRT_G	R1422	UMA@	1	0.0402_5%	CRT_G
<28> FCH_CRT_B	FCH_CRT_B	R1423	UMA@	1	0.0402_5%	CRT_B
<28> FCH_CRT_HSYNC	FCH_CRT_HSYNC	R1424	UMA@	1	0.0402_5%	CRT_HSYNC
<28> FCH_CRT_VSYNC	FCH_CRT_VSYNC	R1427	UMA@	1	0.0402_5%	CRT_VSYNC
<28> FCH_CRT_DDC_SDA	FCH_CRT_DDC_SDA	R1428	UMA@	1	0.0402_5%	CRT_DATA
<28> FCH_CRT_DDC_SCL	FCH_CRT_DDC_SCL	R1429	UMA@	1	0.0402_5%	CRT_CLK


From VGA

<14> VGA_CRT_R	VGA_CRT_R	R1430	DISO@	1	0.0402_5%	CRT_R
<14> VGA_CRT_G	VGA_CRT_G	R1431	DISO@	1	0.0402_5%	CRT_G
<14> VGA_CRT_B	VGA_CRT_B	R1432	DISO@	1	0.0402_5%	CRT_B
<14> VGA_CRT_HSYNC	VGA_CRT_HSYNC	R1433	DISO@	1	0.0402_5%	CRT_HSYNC
<14> VGA_CRT_VSYNC	VGA_CRT_VSYNC	R1434	DISO@	1	0.0402_5%	CRT_VSYNC
<14> VGA_CRT_DATA	VGA_CRT_DATA	R1435	DISO@	1	0.0402_5%	CRT_DATA
<14> VGA_CRT_CLK	VGA_CRT_CLK	R1436	DISO@	1	0.0402_5%	CRT_CLK


Close to Conn side




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BN
				Date:	Thursday, February 24, 2011
				Sheet	25 of 50



Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Rev	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				4019BN	Rev A
Date: Thursday, February 24, 2011				Sheet	26 of 50






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A	4019BN
Date:	Thursday, February 24, 2011	Sheet	28	of	50

STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]


PCI_AD26		PCI_AD27		PCI_AD25	PCI_AD24	PCI_AD23
	PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
	PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	4019BN		Rev A
				Document Number	4019BN		
				Date:	Thursday, February 24, 2011	Sheet	29 of 50





SATA HDD1 Conn.





SATA ODD Conn.



SATA HDD2 Conn.



FAN





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/12/30				Title			
Deciphered Date				2012/01/01				SCHEMATIC MB A6991			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date				Thursday, February 24, 2011			
Document Number				4019BN				Sheet			
Rev				A				31 of 50			






	XD	SD	MS
	XD_CD#		
SP1	XD_RDY	SD_WP	MS_CLK
SP2	XD_RE#		MS_INS#
SP3	XD_CE#	SD_D1	
SP4	XD_CLE	SD_D0	
SP5	XD_ALE		MS_D3
SP6	XD_WE#	SD_CD#	
SP7	XD_WP		
SP8	XD_D0	SD_CLK	MS_D2
SP9	XD_D1		MS_D0
SP10	XD_D2	SD_CMD	
SP11	XD_D3		
SP12	XD_D4	SD_D3	MS_D1
SP13	XD_D5	SD_D2	
SP14	XD_D6		MS_BS
	XD_D7		

Share Pin




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2010/08/04	Title	Schematic MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev A
				4019BN	
				Date: Thursday, February 24, 2011	Sheet 32 of 50

Mini-Express Card for WLAN



Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

P/N: SP01000P700
F/P: ACES_88914-5204_52P





- Note:
1. FCH_SCLK0 and FCH_SDAT0 route as daisy chain.
From FCH->JMINI2->DDR SOCKET->JMINI1
 2. E51RXD_P80CLK and E51TXD_P80DATA route as daisy chain.
From EC->JMINI2->JMINI1


(9~16mA)

Height : 8mm

<P7WE0 use>



P/N: SP01000P700
F/P: ACES_88914-5204_52P




(9~16mA)

Height : 8mm


<P7WE0 use>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BN
				Date:	Thursday, February 24, 2011
				Sheet	33 of 50



TP Conn.




KB Conn.





BIOS ROM









LS-6913P



LS-6913P



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 36 of 50





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2010/08/04	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev
				Customer	A
				Date: Thursday, February 24, 2011	Sheet 37 of 50











The schematic diagram illustrates the power supply section of the AP2301GN-HF_SOT23-3. It features a +1.5V input connected to a network of resistors (R1116, R1117, R1122), capacitors (C1461, C1463), and MOSFETs (Q63, Q65A, Q65B). The output is labeled SUSP# and SUSP. The diagram includes component values such as 100K_0402_5%, 47K_0402_5%, 10u_0603_0.3V6M, 0.22u_0603_16V4Z, and 470_0603_5%.

[illegible]

The schematic diagram illustrates the driver circuit for the AP2301GN-HF_SOT23-3. The circuit is powered by +3VS and +3VSG. A NOGRAN@ resistor R1124 (0.0805_5%) is connected between the two power sources. The driver consists of two MOSFETs: Q70 (AP2301GN-HF_SOT23-3) and Q75A (DMN65D0LDW-7_SOT363-6). The circuit also includes a 3VSG GATE signal, a 10K_0402_5% resistor, and a 0.1u_0402_16V4Z capacitor. The output is connected to VGA PWR ON and VGA PWR OFF signals.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev
				4019BN	A
Date		Thursday, February 24, 2011		Sheet	38 of 50




When use Granville, short PJ24

Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2011/07/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 39 of 50

$$CP = 85\% \cdot I_{ada} ; CP = 4.07A$$


PJ32	@PC112	10U_0805_25V6K
------	--------	----------------






```
Ki
Vchlim=Iref*(PR39/(PR36+PR39))
=Iref*(100K/(80.6K+100K))
=Iref*0.5537
Ichanrg=(165mV/PR369)*(Vchlim/3.3V)
=(165m/20m)*(1/3.3V)*Iref*0.5537
=1.3842*Iref
Iref=0.7224*Ichanrg =>Ki=0.7224
```

```
Kv
Rinternal ic=514K Rec=3K R1=PR44=15.4K R2=PR45=31.6K
R=514K//31.6K//(15.4K+3K)=11.372K
r=514K//514K//31.6K=28.14K
Vcell=0.175*Vadj+j.399v
4.2v=0.175*Vadj+j.399v ==>Vadj=1.2V
Vadj=Vref*(R/(R+514K))+CALIBRATE*(r/(r+514K))
1.483=CALIBRATE*0.6046 ==>CALIBRATE=1.899
1.899=(4.2-(Vcell+A*0.175))*Kv=(4.2-(4.2+A*0.175))*Kv
A=Vref*(R/(R+514K))=0.052
Kv=9.451
```


Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC MB A6991	
Issued Date	2010/12/30	Deciphered Date	2011/07/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROKU DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev A
				4019BN	
Date:	Thursday, February 24, 2011	Sheet	40	of	50









$<V_o=1.1V>$ VFB=0.75V
 $V=0.75*(1+4.7K/10K)=1.1V$
 $F_{sw}=280KHz$
 $C_{out} ESR=15m\ ohm$ $R_{dson(max)}=5.6\ mohm$ $R_{dson(typ)}=4.5\ mohm$.
 $I_{peak}=5.5A$, $I_{max}=3.85A$, $I_{ocp}=8.9A$
 $\Delta I=((19-1.1)*(1.1/19))/(L*F_{sw})=2.06A$
 $\Rightarrow 1/2\Delta I=1.03A$
 $V_{tripmax}=I_{ocp}*R_{dson}=8.9*5.6*1.3=0.065V$
 $R_{cs}=V_{trip}/9\mu A=0.065V/9\mu A=7.2K$
 choose $R_{cs}=7.32K$
 $I_{ocpmax}((7.32K*11\mu A)/0.0045)+1.03A=19A$
 $I_{ocpmin}((7.32K*9\mu A)/(0.0056*1.3))+1.03A=10A$
 $I_{ocp}=10A-19A$




$<V_o=1.5V>$ VFB=0.75V
 $V_o=0.75*(1+5.9K/5.76K)=1.5V$
 $F_{sw}=335KHz$
 $C_{out} ESR=17\ mohm$ $R_{dson(max)}=18\ mohm$ $R_{dson(typ)}=15\ mohm$
 $I_{peak}=27.7A$, $I_{max}=19.39A$, $I_{ocp}=13.2A$
 $\Delta I=((19-1.5)*(1.5/19))/(L*F_{sw})=3.9A$
 $\Rightarrow 1/2\Delta I=1.95A$
 $V_{tripmax}=I_{ocp}*R_{dson}=16.2*5.6*1.3=0.118V$
 $R_{cs}=V_{trip}/9\mu A=0.118V/9\mu A=13.1K$
 choose $R_{cs}=13K$
 $I_{ocpmax}((13K*11\mu A)/0.0045)+1.95A=32A$
 $I_{ocpmin}((13K*9\mu A)/(0.0056*1.3))+1.95A=18A$
 $I_{ocp}=9.94A-13.2A$


Security Classification			Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2010/12/30	Deciphered Date		2010/10/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		4019BN		Rev A	
Date:		Thursday, February 24, 2011		Sheet		43 of 50	





Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC MB A6991		
Issued Date	2010/12/30	Deciphered Date	2011/07/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				custom	4019BN	A
				Date:	Thursday, February 24, 2011	Sheet 46 of 50





Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Prevent ESD			Change SB000006800 to SB000009Q80	2011 02/09	DVT
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							

Version change list (P.I.R. List)

- 0.1 -> 0.2
- 1. R1244 change to BACO@; Q136, Q139, R1262, R1259, R1260, R1261 change to @.
 - 2. Change TEST35 to PU (pop R558; unpopR559).
 - 3. EC_PME# PU (Pop R1503).
 - 4. Change U56 pin 42,43 to DGND.
 - 5. Change U6, R1537, R1538, R1539, R1540 to @.
 - 6. ALLOW_STOP, APU_SVC, APU_SVD PU to +1.5V (add R604, R607, R618).
 - 7. Reserve +1.2VS to replace U6 SW power (add R948 pad).
 - 8. Unpop R25, add Q145.
 - 9. Add component for KBC930 and KBC9012 colay:
R1518 (9012@), R1546 (@), R1547 (930@), R1548 (@), R1549 (930@), R1550 (9012@), R1551 (@), R1552 (9012@), R1553 (9012@), R1556 (930@), R1557 (9012@), R1558 (9012@).
 - 10. Add Net for KBC930 and KBC9012 colay:
9012_PH2, GPXO06, GPXO07, GPXO10, 9012_PH1, GPXID7, +EC_VCC.
 - 11. Reserve R1554, R1555 for FFC USB/B.
 - 12. Delete RTS5209 PCIE port (del C1376, C1377, C158, C248); delete CLK req (del R55); delete Card det (del R144).
 - 13. For RTS5138, add USB port 6 and one 48MHz clock from FCH.
 - 14. Add R88 for USB/B oc pin.
 - 15. Change D33 to @.
 - 16. Change R1529, R1530, C1682 to @.
 - 17. For DVT board ID, change R1475 to 18K.
 - 18. Change R1526 to 930@.
 - 19. Change C1486 to PX@.
 - 20. Reserve R360, R403, C1 and C26 for EMI.
 - 21. Del R1554, R1555 for FFC USB/B.
 - 22. Change mini2 USB port from port 9 to port 0 (del R1542, R1543).
 - 23. Change R1289, R1290 to RT@.
 - 24. Add C1468, C1469 on SYSON# for ESD reserve.
 - 25. Change R417, R148 to DISO@.
 - 26. Add TP on JCRT1.5, JCRT1.11, USB port2.
 - 27. Add all EMI solution on TP Conn(include JE and SJV).
 - 28. Change U25 from A12 to A13 (unpop Q145, pop R25).
 - 29. Change U73, R1513, R1515, R1514, R1516, R1517, R1511, C1642 to 930@.

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/12/30	Deciphered Date	2010/08/04	Title	SCHEMATIC MB A6991	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number 4019BN	Rev A
				Date:	Thursday, February 24, 2011	Sheet 50 of 50