



#

- SA to SB need to check
1. connect G781 Thermal Alert pin to VGA_GPIO14
 2. ene KBC P165 LPCRST# , we suggest pull low avoid leakage
 3. Clk to NB need to add Cap. when the trace change layer.
 4. check page 9. what is the value of R481,R486, R498 and R499 is 100 ohm or 12 ohm.
 5. check page 15, if on discrete mode does the 1D8V_S0 power for lvds should dummy or still conect on power plan.
 6. check page 19, can the 0 ohm resistance be dummiied on P.19 right hand side?
 7. check page 20, R203's voltage on pin 2.
 8. page 21. check when the unused USB pin should be pull down or floating.
 9. Can R471 change to common value?
 10. check giga lan and 10/100 connect. Does them the same or can chose a cheaper one?
 11. page 38. 12VGATE_S0 can decreased resistance.
 12. Does the 1D5V_VGA_S0 can come from TPS5130?


Schematic change:
R659, change from 0R2 to 10Kr2





HTT for CPU sideA
Transmit power
and NB sideA Receive
power

HTT for CPU sideB
Receive power
and NB sideA
Transmit power



LAYOUT: Place bypass cap on topside of board near
HTT power pins that are not connected directly to
downstream HTT device, but connected internally to
other HTT power pins.

62.10030.041


By ME request U11 P/N:
Main 62.10030.041
Second 62.10053.191
Third 62.10053.201

BGA754-SKT-U

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU(1/4) HyperTransport I/F	
Size	Document Number
A3	SNIFE
Date: Thursday, November 18, 2004	Sheet 4 of 56
Rev	SA

VREF_DDR_MEM


NOTE: Test with passive probes only.
NOTE: Install to bypass op-amp




LAYOUT: Locate close to DIMMs.

NOTE: Remove to bypass op-amp

VREF_DDR_CLAW



LAYOUT: Locate close to CPU.



9 M_DATA[63..0]

<<<

M_DATA63	A16	MEMDATA63
M_DATA62	B15	MEMDATA62
M_DATA61	A12	MEMDATA61
M_DATA60	B11	MEMDATA60
M_DATA59	A17	MEMDATA59
M_DATA58	A15	MEMDATA58
M_DATA57	C13	MEMDATA57
M_DATA56	A11	MEMDATA56
M_DATA55	A10	MEMDATA55
M_DATA54	B9	MEMDATA54
M_DATA53	C7	MEMDATA53
M_DATA52	A6	MEMDATA52
M_DATA51	C11	MEMDATA51
M_DATA50	A9	MEMDATA50
M_DATA49	A5	MEMDATA49
M_DATA48	B5	MEMDATA48
M_DATA47	C5	MEMDATA47
M_DATA46	A4	MEMDATA46
M_DATA45	E2	MEMDATA45
M_DATA44	E1	MEMDATA44
M_DATA43	A3	MEMDATA43
M_DATA42	B3	MEMDATA42
M_DATA41	E1	MEMDATA41
M_DATA40	G2	MEMDATA40
M_DATA39	G1	MEMDATA39
M_DATA38	L3	MEMDATA38
M_DATA37	L1	MEMDATA37
M_DATA36	G3	MEMDATA36
M_DATA35	J2	MEMDATA35
M_DATA34	L2	MEMDATA34
M_DATA33	M1	MEMDATA33
M_DATA32	W1	MEMDATA32
M_DATA31	W3	MEMDATA31
M_DATA30	AC1	MEMDATA30
M_DATA29	AC3	MEMDATA29
M_DATA28	W2	MEMDATA28
M_DATA27	Y1	MEMDATA27
M_DATA26	AC2	MEMDATA26
M_DATA25	AD1	MEMDATA25
M_DATA24	AD2	MEMDATA24
M_DATA23	AE1	MEMDATA23
M_DATA22	AE3	MEMDATA22
M_DATA21	AC3	MEMDATA21
M_DATA20	AJ4	MEMDATA20
M_DATA19	AE2	MEMDATA19
M_DATA18	AF1	MEMDATA18
M_DATA17	AH3	MEMDATA17
M_DATA16	AJ3	MEMDATA16
M_DATA15	AJ5	MEMDATA15
M_DATA14	AJ6	MEMDATA14
M_DATA13	AJ7	MEMDATA13
M_DATA12	AH9	MEMDATA12
M_DATA11	AG5	MEMDATA11
M_DATA10	AH5	MEMDATA10
M_DATA9	AJ9	MEMDATA9
M_DATA8	AJ10	MEMDATA8
M_DATA7	AH11	MEMDATA7
M_DATA6	AJ11	MEMDATA6
M_DATA5	AH15	MEMDATA5
M_DATA4	AJ15	MEMDATA4
M_DATA3	AG11	MEMDATA3
M_DATA2	AJ12	MEMDATA2
M_DATA1	AJ14	MEMDATA1
M_DATA0	AJ16	MEMDATA0

9 M_ADM[7..0]

<<<


M_ADM8	R1	MEMDQS17
M_ADM7	A13	MEMDQS16
M_ADM6	A7	MEMDQS15
M_ADM5	C2	MEMDQS14
M_ADM4	H1	MEMDQS13
M_ADM3	AB1	MEMDQS12
M_ADM2	AG1	MEMDQS11
M_ADM1	AH7	MEMDQS10
M_ADM0	AH13	MEMDQS9
M_DQS8	T1	MEMDQS8
M_DQS7	A8	MEMDQS7
M_DQS6	D1	MEMDQS6
M_DQS5	J1	MEMDQS5
M_DQS4	AB1	MEMDQS4
M_DQS3	AJ2	MEMDQS3
M_DQS2	AJ8	MEMDQS2
M_DQS1	AJ8	MEMDQS1
M_DQS0	AJ13	MEMDQS0

9 M_DQS[7..0]

<<<

M_ADM8	R1	MEMDQS17
M_ADM7	A13	MEMDQS16
M_ADM6	A7	MEMDQS15
M_ADM5	C2	MEMDQS14
M_ADM4	H1	MEMDQS13
M_ADM3	AB1	MEMDQS12
M_ADM2	AG1	MEMDQS11
M_ADM1	AH7	MEMDQS10
M_ADM0	AH13	MEMDQS9
M_DQS8	T1	MEMDQS8
M_DQS7	A8	MEMDQS7
M_DQS6	D1	MEMDQS6
M_DQS5	J1	MEMDQS5
M_DQS4	AB1	MEMDQS4
M_DQS3	AJ2	MEMDQS3
M_DQS2	AJ8	MEMDQS2
M_DQS1	AJ8	MEMDQS1
M_DQS0	AJ13	MEMDQS0

U13B



For REGISTERED DIMM Only
UNBUFFER DIMM NC


MEMCKEA	M_CKE#0	M_CKE#0 8.9
MEMCKEB	M_CKE#1	M_CKE#1 8.9
MEMCLK_H7	M_CLK#7	M_CLK#7 8.9
MEMCLK_L7	M_CLK#7	M_CLK#7 8.9
MEMCLK_H6	M_CLK#6	M_CLK#6 8.9
MEMCLK_L6	M_CLK#6	M_CLK#6 8.9
MEMCLK_H5	M_CLK#5	M_CLK#5 8.9
MEMCLK_L5	M_CLK#5	M_CLK#5 8.9
MEMCLK_H4	M_CLK#4	M_CLK#4 8.9
MEMCLK_L4	M_CLK#4	M_CLK#4 8.9
MEMCLK_H3	M_CLK#3	M_CLK#3 8.9
MEMCLK_L3	M_CLK#3	M_CLK#3 8.9
MEMCLK_H2	M_CLK#2	M_CLK#2 8.9
MEMCLK_L2	M_CLK#2	M_CLK#2 8.9
MEMCLK_H1	M_CLK#1	M_CLK#1 8.9
MEMCLK_L1	M_CLK#1	M_CLK#1 8.9
MEMCLK_H0	M_CLK#0	M_CLK#0 8.9
MEMCLK_L0	M_CLK#0	M_CLK#0 8.9
MEMCS_L7	M_CS#7	M_CS#7 8.9
MEMCS_L6	M_CS#6	M_CS#6 8.9
MEMCS_L5	M_CS#5	M_CS#5 8.9
MEMCS_L4	M_CS#4	M_CS#4 8.9
MEMCS_L3	M_CS#3	M_CS#3 8.9
MEMCS_L2	M_CS#2	M_CS#2 8.9
MEMCS_L1	M_CS#1	M_CS#1 8.9
MEMCS_L0	M_CS#0	M_CS#0 8.9
MEMRASA_L	M_ARAS#	M_ARAS# 8.9
MEMCASA_L	M_ACAS#	M_ACAS# 8.9
MEMWEA_L	M_AWE#	M_AWE# 8.9
MEMBANKA1	M_ABS#1	M_ABS#1 8.9
MEMBANKA0	M_ABS#0	M_ABS#0 8.9
NC_E13	RSVD M_AA15	
NC_C12	RSVD M_AA14	
MEMADDA13	M_AA13	M_AA[13..0] 8.9
MEMADDA12	M_AA12	
MEMADDA11	M_AA11	
MEMADDA10	M_AA10	
MEMADDA9	M_AA9	
MEMADDA8	M_AA8	
MEMADDA7	M_AA7	
MEMADDA6	M_AA6	
MEMADDA5	M_AA5	
MEMADDA4	M_AA4	
MEMADDA3	M_AA3	
MEMADDA2	M_AA2	
MEMADDA1	M_AA1	
MEMADDA0	M_AA0	
MEMRASB_L	M_BRAS#	M_BRAS# 8.9
MEMCASB_L	M_BCAS#	M_BCAS# 8.9
MEMWEB_L	M_BWE#	M_BWE# 8.9
MEMBANKB1	M_BBS#1	M_BBS#1 8.9
MEMBANKB0	M_BBS#0	M_BBS#0 8.9
NC_E14	RSVD M_BA15	
NC_D12	RSVD M_BA14	
MEMADDB13	M_BA13	M_BA[13..0] 8.9
MEMADDB12	M_BA12	
MEMADDB11	M_BA11	
MEMADDB10	M_BA10	
MEMADDB9	M_BA9	
MEMADDB8	M_BA8	
MEMADDB7	M_BA7	
MEMADDB6	M_BA6	
MEMADDB5	M_BA5	
MEMADDB4	M_BA4	
MEMADDB3	M_BA3	
MEMADDB2	M_BA2	
MEMADDB1	M_BA1	
MEMADDB0	M_BA0	
MEMCHECK7	CB7	TP94
MEMCHECK6	CB6	TP16
MEMCHECK5	CB5	TP95
MEMCHECK4	CB4	TP19
MEMCHECK3	CB3	TP21
MEMCHECK2	CB2	TP22
MEMCHECK1	CB1	TP23
MEMCHECK0	CB0	TP24

NOT SUPPORT ECC CHECK
AMD suggested remove
PULL-HI resistor.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU(2/4)_DDR		
Size	Document Number	Rev		SA	
A3		SNIPE			
Date:	Thursday, November 18, 2004	Sheet	5	of	56


2D5V_VDDA_S0



LAYOUT: Route VDDA trace approx. 50 mils wide (use 2x25 mil traces to exit ball field) and 500 mils long.




HDT Connectors





Validation Test Points


LAYOUT: Place close to the CPU.



LAYOUT: Route FBCLKOUT_H/L differentially impedance 80



Connect to VDDIO for AMD suggest.





THERMTRIP#Level shift to SB400

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU(3/4)_Control & Debug		
Size A3	Document Number	Rev SA
Date: Thursday, November 18, 2004		
Sheet 6 of 56		


U13E	VSS	N20	VCC_CORE_S0	U13D	2D5V_S3
Y17	VSS	L20	L7	VDD	E4
K17	VSS	J20	AC15	VDDIO	G4
H17	VSS	AF19	AD19	VDDIO	J4
F17	VSS	H18	B20	VDDIO	L4
E18	VSS	E21	F19	VDDIO	N4
AJ26	VSS	H19	J23	VDDIO	U4
AF29	VSS	D19	H24	VDDIO	W4
AC18	VSS	AC18	F26	VDDIO	AA4
AA18	VSS	AA18	N7	VDDIO	AC4
J18	VSS	G18	L9	VDDIO	AE4
G16	VSS	V10	G18	VDDIO	D5
E16	VSS	R16	V10	VDDIO	AF5
AH14	VSS	G13	AB17	VDDIO	F6
AD15	VSS	K14	H15	VDDIO	H6
AB15	VSS	F15	AB14	VDDIO	K6
E15	VSS	D16	G15	VDDIO	M6
D16	VSS	D28	J15	VDDIO	P6
AE14	VSS	AA15	B28	VDDIO	T6
AC14	VSS	C27	H16	VDDIO	V8
AA14	VSS	Y16	AD26	VDDIO	Y8
G14	VSS	AB16	G17	VDDIO	AB6
AF17	VSS	T26	J17	VDDIO	AD6
AD13	VSS	AA17	AC17	VDDIO	D7
AB13	VSS	H26	AE17	VDDIO	G7
Y13	VSS	B26	F18	VDDIO	J7
V13	VSS	C25	K18	VDDIO	AA7
H13	VSS	R25	Y18	VDDIO	AC7
F13	VSS	AG18	AD18	VDDIO	AF7
AH12	VSS	B12	AG24	VDDIO	F8
AC12	VSS	AD11	AA24	VDDIO	H8
AA12	VSS	AB11	G19	VDDIO	AB8
G12	VSS	K11	AC19	VDDIO	AD8
AF12	VSS	H11	AA19	VDDIO	D9
AE12	VSS	AH10	J19	VDDIO	G9
AC10	VSS	W10	E24	VDDIO	AC9
W10	VSS	U10	AG23	VDDIO	AF9
R10	VSS	R10	AD23	VDDIO	F10
L10	VSS	N10	T20	VDDIO	F10
J10	VSS	G10	Y23	VDDIO	D11
G10	VSS	B10	V23	VDDIO	AE11
B10	VSS	AD9	T23	VDDIO	F12
Y9	VSS	V9	P23	VDDIO	AD12
V9	VSS	T9	K23	VDDIO	D13
T9	VSS	P9	H23	VDDIO	AE13
M9	VSS	K9	V21	VDDIO	F14
K9	VSS	H9	D23	VDDIO	AD14
H9	VSS	FAH	AJ22	VDDIO	F16
FAH	VSS	AC8	AG22	VDDIO	AD16
AC8	VSS	W8	AC22	VDDIO	D15
W8	VSS	U8	AA22	VDDIO	R4
U8	VSS	R8	AC28	VDDIO	N28
R8	VSS	N8	U22	VDDIO	U28
N8	VSS	J8	M22	VDDIO	AA28
J8	VSS	G8	P22	VDDIO	AE27
G8	VSS	B8	T22	VDDIO	R7
B8	VSS	AD7	L22	VDDIO	U7
AD7	VSS	AB7	Y22	VDDIO	W7
AB7	VSS	V7	E22	VDDIO	K8
V7	VSS	P7	AD22	VDDIO	M8
P7	VSS	M7	E23	VDDIO	P8
M7	VSS	K7	G23	VDDIO	T8
K7	VSS	H7	L23	VDDIO	V8
H7	VSS	F7	V23	VDDIO	Y8
F7	VSS	AEH	G22	VDDIO	J9
AEH	VSS	AC6	E22	VDDIO	N9
AC6	VSS	AA6	B22	VDDIO	R9
AA6	VSS	U6	AG21	VDDIO	U9
U6	VSS	R6	AD21	VDDIO	W9
R6	VSS	N6	Y21	VDDIO	AA9
N6	VSS	L6	V21	VDDIO	H10
L6	VSS	J6	T21	VDDIO	G11
J6	VSS	G6	R23	VDDIO	J11
G6	VSS	B6	P21	VDDIO	AA11
B6	VSS	AH4	W23	VDDIO	AC11
AH4	VSS	B4	K21	VDDIO	H12
B4	VSS	AH2	AA23	VDDIO	K12
AH2	VSS	AD2	AC23	VDDIO	Y12
AD2	VSS	AB2	B24	VDDIO	AB12
AB2	VSS	Y2	D24	VDDIO	J13
Y2	VSS	V2	F24	VDDIO	AA13
V2	VSS	T2	AG20	VDDIO	AC13
T2	VSS	P2	M24	VDDIO	H14
P2	VSS	M2	P24	VDDIO	AB26
M2	VSS	K2	T24	VDDIO	E28
K2	VSS	H2	V24	VDDIO	J28
H2	VSS	F2	U20	VDDIO	
F2	VSS	C29	AB24	VDDIO	
C29	VSS	AH28	G20	VDDIO	
AH28	VSS	AF28	AH24	VDDIO	
AF28	VSS	AC28	AE25	VDDIO	
AC28	VSS	W28	K26	VDDIO	
W28	VSS	R28	B14	VDDIO	
R28	VSS	L28	J12	VDDIO	
L28	VSS		V26	VDDIO	

BGA754-SKT-U











NORMAL TYPE




NOT SUPPORT ECC CHECK
AMD suggested pull-low




REVERSE TYPE



DDR SOCKET PLACEMENT
TOP VIEW PERSPECTIVE DRAWING



PLACE RNs CLOSE TO FIRST DM (DM1), < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS



5,8 M_CKE#0 < < < M_CKE#0

5,8 M_CKE#1 < < < M_CKE#1


05/10
Remove the damping resistor for AMD suggest.

hexainf@hotmail.com
GRATIS - FOR FREE

**PULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM (DM2)
NO EQUAL LENGTH LIMITATION**








Place it near CPU



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR DAMPING & TERMINATION			
Size A3	Document Number		Rev SA
SNIPE			
Date:	Thursday, November 18, 2004	Sheet 9 of	56



CLAW HAMMER TO NB

NB TO CLAW HAMMER

4 CPUCADOUT[15..0] >>>
4 CPUCADOUTJ[15..0] >>>

CPUCADOUT15 T26 HT_RXCAD15P
CPUCADOUTJ15 R26 HT_RXCAD15N
CPUCADOUT14 U25 HT_RXCAD14P
CPUCADOUTJ14 U24 HT_RXCAD14N
CPUCADOUT13 V26 HT_RXCAD13P
CPUCADOUTJ13 U26 HT_RXCAD13N
CPUCADOUT12 W25 HT_RXCAD12P
CPUCADOUTJ12 W24 HT_RXCAD12N
CPUCADOUT11 AA25 HT_RXCAD11P
CPUCADOUTJ11 AA24 HT_RXCAD11N
CPUCADOUT10 AB26 HT_RXCAD10P
CPUCADOUTJ10 AA26 HT_RXCAD10N
CPUCADOUT9 AC25 HT_RXCAD9P
CPUCADOUTJ9 AC24 HT_RXCAD9N
CPUCADOUT8 AD26 HT_RXCAD8P
CPUCADOUTJ8 AC26 HT_RXCAD8N

CPUCADOUT7 R23 HT_RXCAD7P
CPUCADOUTJ7 R28 HT_RXCAD7N
CPUCADOUT6 T30 HT_RXCAD6P
CPUCADOUTJ6 R30 HT_RXCAD6N
CPUCADOUT5 T28 HT_RXCAD5P
CPUCADOUTJ5 T29 HT_RXCAD5N
CPUCADOUT4 V29 HT_RXCAD4P
CPUCADOUTJ4 U29 HT_RXCAD4N
CPUCADOUT3 Y30 HT_RXCAD3P
CPUCADOUTJ3 W30 HT_RXCAD3N
CPUCADOUT2 Y28 HT_RXCAD2P
CPUCADOUTJ2 Y29 HT_RXCAD2N
CPUCADOUT1 AB29 HT_RXCAD1P
CPUCADOUTJ1 AA29 HT_RXCAD1N
CPUCADOUT0 AC29 HT_RXCAD0P
CPUCADOUTJ0 AC28 HT_RXCAD0N

4 CPUHTTCLKOUT1 >>> CPUHTTCLKOUT1 Y26 HT_RXCLK1P
4 CPUHTTCLKOUTJ1 >>> CPUHTTCLKOUTJ1 W26 HT_RXCLK1N
4 CPUHTTCLKOUT0 >>> CPUHTTCLKOUT0 W29 HT_RXCLK0P
4 CPUHTTCLKOUTJ0 >>> CPUHTTCLKOUTJ0 W28 HT_RXCLK0N
4 CPUHTTCTLOUT0 >>> CPUHTTCTLOUT0 P29 HT_RXCTL0P
4 CPUHTTCTLOUTJ0 >>> CPUHTTCTLOUTJ0 N29 HT_RXCTL0N

1D2V_HT0A_S0 R94 1 2 49D9R2F HT_RXCALN D27 HT_RXCALN
R87 1 2 49D9R2F HT_RXCALP E27 HT_RXCALP

U20A

PART 10F6


HYPER TRANSPORT CPU I/F

HT_TXCAD15P R24 NB0CADOUT15
HT_TXCAD15N R25 NB0CADOUTJ15
HT_TXCAD14P N26 NB0CADOUT14
HT_TXCAD14N P26 NB0CADOUTJ14
HT_TXCAD13P N24 NB0CADOUT13
HT_TXCAD13N N25 NB0CADOUTJ13
HT_TXCAD12P L26 NB0CADOUT12
HT_TXCAD12N M26 NB0CADOUTJ12
HT_TXCAD11P J26 NB0CADOUT11
HT_TXCAD11N K26 NB0CADOUTJ11
HT_TXCAD10P J24 NB0CADOUT10
HT_TXCAD10N J25 NB0CADOUTJ10
HT_TXCAD9P G26 NB0CADOUT9
HT_TXCAD9N H26 NB0CADOUTJ9
HT_TXCAD8P G24 NB0CADOUT8
HT_TXCAD8N G25 NB0CADOUTJ8

HT_TXCAD7P L30 NB0CADOUT7
HT_TXCAD7N M30 NB0CADOUTJ7
HT_TXCAD6P L28 NB0CADOUT6
HT_TXCAD6N L29 NB0CADOUTJ6
HT_TXCAD5P J29 NB0CADOUT5
HT_TXCAD5N K29 NB0CADOUTJ5
HT_TXCAD4P H30 NB0CADOUT4
HT_TXCAD4N H29 NB0CADOUTJ4
HT_TXCAD3P E29 NB0CADOUT3
HT_TXCAD3N E28 NB0CADOUTJ3
HT_TXCAD2P D30 NB0CADOUT2
HT_TXCAD2N E30 NB0CADOUTJ2
HT_TXCAD1P D28 NB0CADOUT1
HT_TXCAD1N D29 NB0CADOUTJ1
HT_TXCAD0P B29 NB0CADOUT0
HT_TXCAD0N C29 NB0CADOUTJ0

HT_TXCLK1P L24 NB0HTTCLKOUT1 >>> NB0HTTCLKOUT1 4
HT_TXCLK1N L25 NB0HTTCLKOUTJ1 >>> NB0HTTCLKOUTJ1 4
HT_TXCLK0P F29 NB0HTTCLKOUT0 >>> NB0HTTCLKOUT0 4
HT_TXCLK0N G29 NB0HTTCLKOUTJ0 >>> NB0HTTCLKOUTJ0 4
HT_TXCTL0P M29 NB0HTTCTL0OUT >>> NB0HTTCTL0OUT 4
HT_TXCTL0N M28 NB0HTTCTL0OUTJ >>> NB0HTTCTL0OUTJ 4
HT_TXCALP B28 HT_TXCALR80 1 2 100R2F
HT_TXCALN A28 HT_TXCALN


NB0CADOUT[15..0] 4
NB0CADOUTJ[15..0] 4



AROUND NB


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			NB-RS480M_HT	
Size	Document Number			Rev
A3	SNIP			SA
Date: Thursday, November 18, 2004		Sheet	11	of 56





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NB-RS480M_MEM/PCIE_LINK I/F			
Size A3	Document Number		Rev SA
SNIPÉ			
Date:	Thursday, November 18, 2004	Sheet 12 of	56









Do not stuff when using UMA




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DVI CONNECTOR	
Title Size Custom	Document Number SNIFE
Date: Thursday, November 18, 2004	Sheet 15 of 56




CRT CONN


200mA Rating/Spec 500mA



By ME request CRT1 P/N:
Main 20.B0026.A15
Second 20.B0034.015




By ME request TV1 P/N:
Main 22.10021.A91
Second 22.10021.B01



TV CONN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT / TV			
Size A3	Document Number		Rev SA
SNIPE			
Date:	Thursday, November 18, 2004	Sheet 16 of	56


INVERTER/LED



LCD CONN


TOP VIEW

LCD CONN




LCD POWER


Layout 40 mil
LCDPOWER_S0







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			INV / LCD		
Size	Document Number		Rev		SA
A3	SNIFE				
Date:	Thursday, November 18, 2004		Sheet	17	of 56










REQUIRED SYSTEM STRAPS


	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHZ-Clock Input Buffer DEFAULT	USB PHY PWRDOWN DISABLE DEFAULT	USB INT PLL48 DEFAULT	14MHZ OSC MODE DEFAULT	CPU I/F=K8 DEFAULT	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTENNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz DEFAULT	48MHZ-Crytsal Pad	USB PHY PWRDOWN ENABLE	USB EXT. 48MHZ	14MHZ XTAL MODE	CPU I/F=P4	L,H=LPC ROM II L,L=Firmware Hub ROM	





DEBUG STRAPS

	PDAK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	USE LONG RESET DEFAULT	RESERVED	RESERVED	RESERVED	RESERVED	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	RESERVED
STRAP LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	


G791 Thermal sensor & Fan controller




USB PORT



BLUETOOTH MODULE CONNECTOR



MDC 1.5 CONNECTOR



21 USB_PN0

21 USB_PP0

21 USB_PN1






21 USB_PP1

21 USB_PN2

21 USB_PP2

21 USB_PN3

21 USB_PP3




By Sourcer request change P/N:
From 22.10218.701
To 22.10218.F51


By ME request P/N:
Main 22.10218.F51
Second 22.10218.F41



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
USB and MDC		
Size A3	Document Number	Rev
	SNPIE	SA
Date: Thursday, November 18, 2004	Sheet 24	of 56

HDD


By ME request change P/N:
from 20.F0385.044
to 20.F0385.A44

CDROM







1394 Connector












Power switch






18,27,31 PCI_CBE#[3..0]
18,22,27,31 PCI_AD[31..0]




GIGALAN: RTL8110SBL
10/100 LAN:RTL8100C

Link: Green - 10Mbps/802.11b
 Orange - 100Mbps/802.11a
 Yellow - 1Gbps


Activity: Yellow



By ME request for
 10/100 LAN change P/N:
 From 22.10177.621
 To 22.10177.731
 By ME request for
 GigaLAN JK1 P/N:
 Main 22.10177.601
 Second 22.10245.771
 By ME request change P/N:
 From 20.D0121.102
 To 21.D0010.102



Do not stuff
 when using GLAN




10/100M Lan Transformer

By Sourcer request change P/N:
 From 68.H0013.301
 To 68.0H80P.301


Do not stuff
 when using 10/100

By Sourcer request change P/N:
 From 68.H5015.301
 To 68.02402.30A

GIGA Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.



Stuff for RTL8100C

Do not stuff
 when using GLAN

For 10/100 Cap. change
 to SCD1U

[illegible]

MINI-PCI

18,22,27,28,29,34 PCI_AD[31..0] <<>>
18,27,29 PCI_CBE#[3..0] <<>>

H=Enable
L=Disable

34 WIRELESS_EN >>>
80211 ACTIVE WIRELESS_EN

3D3V_S0 MINI_P_IRQF# <<>>
5V_S0 MINI_IRQF# 1 <<>> INT_PIRQF# 18,27

18,22 CLK33_MINI >>>
18 PCI_REQ#0 <<<
PCIRST_BUF# 18,22,27,28,29,34
PCI_GNT#0 18

24 BT_COEX2 <<>>
BT_COEX1 24

3D3V_S0
R91 10KR3
18,27,29 PCI_IRDY# <<>>
18,27,29,34,37 PM_CLKRUN# >>>
18,27,29 PCI_SERR# <<<>>
18,27,29 PCI_PERR# <<<>>

5V_S0
PCI_AD31
PCI_AD29
PCI_AD27
PCI_AD25
PCI_CBE#3
PCI_AD23
PCI_AD21
PCI_AD19
PCI_AD17
PCI_CBE#2
PCI_CBE#1
PCI_AD14
PCI_AD12
PCI_AD10
PCI_AD8
PCI_AD7
PCI_AD5
PCI_AD3
PCI_AD1

125
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125

TIP
RING
3D3V_S0
5V_S0
C128 SC4D7U10V5ZY
C138 SCD1U
C126 SCD1U
C110 SCD1U
C61 SC4D7U10V5ZY
R126 0R2-0
TP98
TPAD30
TP88
TPAD30
R103 100R3
R91 10KR3
SPD-CONN124A-U
(VCC)
(M66EN)

80211 ACTIVE WIRELESS_EN
MINI_P_IRQF#
MINI_IRQF#
INT_PIRQF# 18,27
PCIRST_BUF# 18,22,27,28,29,34
PCI_GNT#0 18
BT_COEX1 24
PCI_AD28
PCI_AD26
PCI_AD24
MINI_IDSEL
PCI_AD22
PCI_AD20
PCI_AD18
PCI_AD16
PCI_PAR 18,27,29
PCI_FRAME# 18,27,29
PCI_TRDY# 18,27,29
PCI_STOP# 18,27,29
PCI_DEVSEL# 18,27,29
PCI_AD15
PCI_AD13
PCI_AD11
PCI_AD9
PCI_CBE#0
PCI_AD6
PCI_AD4
PCI_AD2
PCI_AD0

Size A3
Date: Thursday, November 18, 2004
Sheet 31 of 56

hexainf@hotmail.com
GRATIS - FOR FREE

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

MINI-PCI
Document Number
SNIPE
Rev SA

MINI-PCI

18,22,27,28,29,34 PCI_AD[31..0] <<>>
18,27,29 PCI_CBE#[3..0] <<>>

H=Enable
L=Disable

34 WIRELESS_EN >>>
80211 ACTIVE WIRELESS_EN

3D3V_S0 MINI_P_IRQF# <<>>
5V_S0 MINI_IRQF# 1 <<>> INT_PIRQF# 18,27

18,22 CLK33_MINI >>>
18 PCI_REQ#0 <<<
PCIRST_BUF# 18,22,27,28,29,34
PCI_GNT#0 18

24 BT_COEX2 <<>>
BT_COEX1 24

3D3V_S0
R91 10KR3
18,27,29 PCI_IRDY# <<>>
18,27,29,34,37 PM_CLKRUN# >>>
18,27,29 PCI_SERR# <<<>>
18,27,29 PCI_PERR# <<<>>

5V_S0
PCI_AD31
PCI_AD29
PCI_AD27
PCI_AD25
PCI_CBE#3
PCI_AD23
PCI_AD21
PCI_AD19
PCI_AD17
PCI_CBE#2
PCI_CBE#1
PCI_AD14
PCI_AD12
PCI_AD10
PCI_AD8
PCI_AD7
PCI_AD5
PCI_AD3
PCI_AD1

125
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125

SPD-CONN124A-U

3D3V_S0
C128 SC4D7U10V5ZY
C138 SCD1U
C126 SCD1U
C110 SCD1U
DY
5V_S0
C61 SC4D7U10V5ZY
R126 0R2-0
MINI_IRQF# 1 <<>> INT_PIRQF# 18,27
PCIRST_BUF# 18,22,27,28,29,34
PCI_GNT#0 18
BT_COEX1 24
BT_COEX2 24
R103 100R3
PCI_AD21
PCI_AD22
PCI_AD20
PCI_AD18
PCI_AD16
PCI_PAR 18,27,29
PCI_FRAME# 18,27,29
PCI_TRDY# 18,27,29
PCI_STOP# 18,27,29
PCI_DEVSEL# 18,27,29
PCI_AD15
PCI_AD13
PCI_AD11
PCI_AD9
PCI_CBE#0
PCI_AD6
PCI_AD4
PCI_AD2
PCI_AD0


(VCC)
(M66EN)




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

MINI-PCI


Size A3 Document Number SNIFE Rev SA

Date: Thursday, November 18, 2004 Sheet 31 of 56









LINE IN




LINE OUT








Cover Up Switch



TOUCH PAD

Internal KeyBoard CONN




Keyboard matrix	(	from	vendor	)
	US	Jap	Eur	Other


Low Bit	MATRIXID1#	1	1	0	0
---------	------------	---	---	---	---


High Bit	MATRIXID2#	1	0	1	0
----------	------------	---	---	---	---


hexainf@hotmail.com
GRATIS - FOR FREE




EMI Bypass cap.




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAUNCH / TOUCHPAD / KB CONN			
Size A3	Document Number SNPIE		Rev SA
Date: Thursday, November 18, 2004		Sheet 35 of 56	



PLCC32 Socket P/N:
SSKT3262.10002.032
SSKT32 62.10005.032



Infineon FIR Module




PANEL ID DEFINE				
PANEL_ID3	PANEL_ID2	PANEL_ID1	PANEL_ID0	VENDORS
0	0	0	0	15" SXGA+
0	0	0	1	Hydis (14") SPWG
0	0	1	0	15" WIDE
0	0	1	1	Hitachi (15")
0	0	1	1	AU (15")
0	0	1	1	CMO (15")
0	1	0	0	CMO (14")
0	1	0	1	AU (14")
0	1	1	0	AU (14") **
0	1	1	1	No Panel

Note : AU (友達), CMO (奇美), ** : With Digitizer


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SUPER IO NC87381			
Size	Document Number		Rev
A3	SNIPE		SA
Date: Thursday, November 18, 2004		Sheet 37 of	56


SNIFE



Run Power



Suspend Power




R350 & R589 WILL BE REMOVED ON VER SB


Power On Logic

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PWR CTL LOGIC / PWR PLANE			
Size A3	Document Number SNUIE		Rev SA
Date: Thursday, November 18, 2004		Sheet 38 of	56




CPU_CORE
Intersil 6559CR + ISL6207CB*3 (Dummy *1)




VCC_CORE_S0 (Imax=53A)


TI TPS5130
2D5V/1D2V/1D8V




5V_AUX_S5




1D25V_S3




FAN5234 VGA Core
1D15V or 1D20V




Adapter




Max1999
5V/3D3V




Charger_Max1909





SYSTEM DC/DC
3D3V_S5/5V_S5







TI TPS5130 for 2.5V, 1.2V, 1.8V

$$V_o = (R1 \cdot 0.85) / R2 + 0.85$$

(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)

For 1.2V
SETTING=1.2172V









TPS5130

LDO SETTING


	Condition	Voltage
PWM_SEL	H : Auto PWM/SKIP	2.2V (Min) ~
	L : PWM fixed (300KHz)	~0.3V (Max)

(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)






Adaptor in to generate DCBATOUT





BATTERY CONNECTOR




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		DC/DC (1/2) -- 5V / 3.3V / 2.5V	
Size	Document Number	Rev	SA
A3	SNIFE		
Date: Thursday, November 18, 2004	Sheet 48 of 56		













All dampings in this page must near the VRAM.



All dampings in this page must near the VRAM.





FAN5234 FOR VGA_Core

