


JM31-CP Block Diagram

Project code: 91.4HL01.001

PCB P/N : 48.4HL01.031

REVISION : 09921-3



SYSTEM DC/DC RT8223BGQW	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC RT8209EGQW	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC RT8209EGQW	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 50
SYSTEM DC/DC RT8209EGQW	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 51
CPU DC/DC ISL62882HRTZ-T	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47, 48
MAXIM CHARGER ISL62881HRTZ-T	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 53

PCB STACKUP

TOP	_____
GND	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

Madison ATI	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number
JM31-CP	
Date: Thursday, February 25, 2010	Sheet 1 of 62
Rev	-1

A B

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SD0	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

C D E

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K 0hm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

USB Table






PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD2
4	WECAM
5	Blue Tooth
6	MINIC1
7	Cardreader
8	NC
9	NC
10	NC
11	NC
12	NC
13	NC


Madison ATI

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number		Rev
JM31-CP			SA
Date: Thursday, February 25, 2010		Sheet 2 of 62	




SA 0929


FSC	0	1	ICS
SPEED	133MHz (Default)	100MHz	
FSC	0	1	SLG
SPEED	133MHz (Default)	100MHz	



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





PROCESSOR CORE POWER

48A

VCC_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC



CLARKSFIELD

1.1V RAIL POWER

CPU CORE SUPPLY

- AH14 VTT0
- AH12 VTT0
- AH11 VTT0
- AH10 VTT0
- J14 VTT0
- J13 VTT0
- H14 VTT0
- H12 VTT0
- G14 VTT0
- G13 VTT0
- G12 VTT0
- F14 VTT0
- F13 VTT0
- F12 VTT0
- E11 VTT0
- E14 VTT0
- E12 VTT0
- D14 VTT0
- D12 VTT0
- D11 VTT0
- C14 VTT0
- C13 VTT0
- C12 VTT0
- C11 VTT0
- B14 VTT0
- B12 VTT0
- A14 VTT0
- A13 VTT0
- A12 VTT0
- A11 VTT0

- AF10 VTT0
- AE10 VTT0
- AC10 VTT0
- AB10 VTT0
- Y10 VTT0
- W10 VTT0
- U10 VTT0
- T10 VTT0
- J12 VTT0
- J11 VTT0
- J16 VTT0
- J15 VTT0





The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V

POWER

CPU VIDS

SENSE





CLARKUNF
62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341

Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.



Title		CPU (4/7)	
Size	Document Number	Rev	
Custom	JM31-CP	SA	
Date:	Thursday, February 25, 2010	Sheet	7 of 62



Madison ATI


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (6/7)			
Size	Document Number	Rev	
A3	JM31-CP	SA	
Date:	Thursday, February 25, 2010	Sheet	9 of 62

SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor







CLARKSFIELD

RESERVED



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...





CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.

CLARKUNF
62.10053.561
1ND = 62.10053.561
2ND = 62.10055.341







Madison ATI

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PCH (4/9)			
Size A3	Document Number JM31-CP		Rev SB
Date: Thursday, February 25, 2010		Sheet 14	of 62

SA 0929

PCI_DEVSEL# 1 10 3D3V_S0

INT_PIRQA# 2 9 PCI_PLCK#




PCI_IRQB# 3 8 PCI_TRDY#

PCI_STOP# 4 7 PCI_FRAME#




S0 5 6 INT_PIROD#

RN10


SFRN8K2J1-2-GP




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI




DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.



Danbury Technology
Disabled when Low.
Enable when High.



Pair	Device
0	EXT USB1
1	USB1 (on board)
2	EXT USB2
3	MINICARD1
4	WECAM
5	SIM Card
6	NC
7	NC
8	NC
9	NC
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Madison ATl

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (5/9)

Size





	Document Number
--	-----------------

Date: Thursday, February 25, 2010


Sheet 15 of 62



Rev

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



Title			
PCH (6/9)			
Size A3	Document Number		Rev -1
	JM31-CP		
Date: Thursday, February 25, 2010	Sheet 16	of	62









If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
CO-DIMMA TC Address is 0x20






Layout Note:




Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA




Place these caps close to VTT1 and VTT2.



Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A




H = HIGH Logic Level L = LOW Logic Level



Function Table


Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1


LCD/INVERTER/CCD CONN



Function Table

Input (S)	Function
L	B_0 Connected to A
H	B_1 Connected to A


H = HIGH Logic Level L = LOW Logic Level




Function Table

Input (S)	Function
L	B_0 Connected to A
H	B_1 Connected to A

H = HIGH Logic Level L = LOW Logic Level



modify by RF



Reserve direct connector to KBC

Madison ATI

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN

Size

Document Number

JM31-CP


Date: Thursday, February 25, 2010

Sheet 23

Rev	1
-----	---

62


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



L=>B0 -DIS
H=>B1 -UMA

15,22,23 dGPU_SELECT#

For DIS CRT

54,57 NV_CRT_HSYNC


54,57 NV_CRT_VSYNC

For UMA CRT


14 PCH_HSYNC

14 PCH_VSYNC

Hsync & Vsync level shift



DDC_CLK & DATA level shift



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT CONN

Size

Document Number


JM31-CP

Rev

SB


Date: Thursday, February 25, 2010

Sheet 24 of 62



SATA Connector

2009/09/08 R658 SA測試
power consumption 所更換,
之後要換回(63.00000.00L)



Madison ATI

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title									

HDD CONN

Size	A3
------	----

Document Number


JM31-CP




-1


Date: Thursday, February 25, 2010

Sheet 26 of 62

BLUETOOTH MODULE










2009/09/14 R296 SA測試 power consumption
所更換, 之後要換回 (63.00000.00L)

2009/09/16 R296 SA測試 power consumption
所更換, 之後要換回 (63.00000.00L)





Madison ATI




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Azalia codec ALC271
Size	Document Number	Rev	
A3		JM31-CP	
Date:	Thursday, February 25, 2010	Sheet	29 of 62



Internal Speaker



LINE OUT





MIC IN



Madison ATI

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
AUDIO jack			
Size	Document Number	Rev	
A3	JM31-CP	-1	
Date:	Thursday, February 25, 2010	Sheet	30 of 62



Madison AT1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size
A3

Document Number


JM31-CP

Rev
SB


Date: Thursday, February 25, 2010

Sheet 31 of 62


Mini Card Connector(WLAN)



Place near MINI1



Mini Card Connector(Robson2 and 3G)



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD			
Size A3	Document Number	Rev	
	JM31-CP	-1	
Date:	Thursday, February 25, 2010	Sheet	32 of 62

Sheet 33 of 62

11 PCH_SPI_CS#0 >>> 1 CS# 8 VCC 7 PCH_SPI_HOLD#0 11 PCH_SPI_CLK 11 PCH_SPI_MOSI 11

11 PCH_SPI_WP#0 >>> 2 DO 7 HOLD# 6 CLK 5 PCH_SPI_CLK 11 PCH_SPI_MOSI 11

3 WP# 4 VSS 5 DI

U16 W25Q32BVSSIG-1-GP 4MB

72.25Q32.A01
1ND = 72.25Q32.A01
2ND = 72.25Q32.A01
3ND = 72.25Q32.D01

SB 1117

3D3V_S0


C309 0.1µF

SA1017





Pinout diagram for SA 1002 showing connections for LPC_LAD0-LAD3, LPC_LFRAME#, PLT_RST#, PCLK_FWH, and TP pins.

Connections shown:


- 11,34 LPC_LAD0 to SA 1002 Pin 1
- 11,34 LPC_LAD1 to SA 1002 Pin 2
- 11,34 LPC_LAD2 to SA 1002 Pin 3
- 11,34 LPC_LAD3 to SA 1002 Pin 4
- 11,34 LPC_LFRAME# to SA 1002 Pin 5
- 5,15,28,31,32,34,38,51,53 PLT_RST# to SA 1002 Pin 6
- 15 PCLK_FWH to SA 1002 Pin 7
- TP955 to SA 1002 Pin 8
- TP305 to SA 1002 Pin 9
- TP485 to SA 1002 Pin 10
- TP365 to SA 1002 Pin 11
- TP455 to SA 1002 Pin 12
- TP315 to SA 1002 Pin 13
- TP37 to SA 1002 Pin 14




TOUCH PAD




Left




Right



Left



Right



Madison ATI

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch PAD

Size

Document Number







JM31-CP

Rev

-1

Date: Thursday, February 25, 2010





Sheet 36 of 62



Run Power

Aux Power

3D3V_AUX_S5



Madison ATI

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RUN POWER and 3D3V AUX S5

Size

Document Number


JM31-CP

-3


Date: Thursday, February 25, 2010

Sheet 38 of 62


ISL62883 VCC_CORE




Adapter




TPS51123 5V/3D3V




RT9025 1D5V




RT8209B 1D05V




RT9026 0D75V_S0



RT9025 1D8V




Charger BQ24745





Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Block Diagram		
Size	Document Number	Rev
	JM31-CP	SA
Date:	Thursday, February 25, 2010	Sheet 39 of 62







Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		ISL62882 CPU CORE (2 / 2)	
Size	A3	Document Number	Rev
JM31-CP		SB	
Date:	Thursday, February 25, 2010	Sheet	41 of 62



RT8209E for 1D5V



RT8209E for 1D05V






Madison ATI


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
RT8209E 1D5V / RT8209E 1D05V			
Size	Document Number		Rev
A3	JM31-CP		SB
Date:	Thursday, February 25, 2010	Sheet 43 of 62	




RT8015A for 1D8V_S0



09/08 add 3D3V_S5,R837,R836 RT9026 for 0D75V_S3




RT9025 for 1V_VGA



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	RT9025 1D8V 1V/RT9026 0D75		
Size	Document Number	JM31-CP	Rev
A3			-3
Date:	Thursday, February 25, 2010	Sheet	45 of 62



Madison AT1

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsin 221, Taiwan, R.O.C.

File ISL62881 +VCC GFXCORE
 Size Document Number JM31-CP
 Date: Thursday, February 25, 2010 Sheet 46 of 62




2009/06/19 WAYNE




GPIO15/VID0	VGA_CORE
0	0.90V
1	1.12V

GPIO15/VID0	VGA_CORE
0	0.90V
1	1.02V

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



Madison ATI

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size
A3





Document Number


JM31-CP

Rev
SB



Date: Thursday, February 25, 2010

Sheet 49 of 62






+3VS to 3.3V_DELAY Transfer



G9661 for 1D8V_VGA



Madison ATl

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

ATI POWER

Size
A3


Document Number


JM31-CP

Date: Thursday, February 25, 2010






Sheet 52 of 62

Rev
-1









DDR3



```
SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX:   72.51G63.C0U (VR.1GB0G.004)
```

Timing diagram showing signals 57,59 DQMA[0..7], RDQSA[0..7], WDQSA[0..7], MAA[0..12], and MDA[0..63] with red double arrows indicating timing relationships.

DDR3



Madison ATI

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File			
VRAM(2/4)			
Size	Document Number	Rev	
A3		JM31-CP	
Date:	Thursday, February 25, 2010	Sheet	59 of 62

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)

HYNIX: 72.51G63.C0U (VR.1GB0G.004)

57,58 DQMA#0..7 <<>

57,58 RDQSA#0..7 <<>

57,58 WDQSA#0..7 <<>

57,58 MAA#0..12 <<> MAA#0..12

57,58 MDA#0..63 <<> MDA#0..63

DDR3

The diagram illustrates the DDR3 memory configuration for a system. It shows two memory modules (SA 0916) connected to a system. The diagram includes pin connections for data, address, control, and power. It also shows a detailed view of the memory module's internal structure, including the memory array, control logic, and power management components.

Memory Module Details:

- SA 0916:** Memory module with 1GB capacity.
- Memory Array:** 1GB0B.006 (SAMSUNG) and 1GB0G.004 (HYNIX).
- Control Logic:** 72.41164.H0U (SAMSUNG) and 72.51G63.C0U (HYNIX).
- Power Management:** 1N5711 (SAMSUNG) and 1N5711 (HYNIX).




Pin Connections:

- Data:** DQ0-DQ7, DQS0-DQS7, DQSUS, DQSL, ODT.
- Address:** A0-A13, A10/AP, A12/BC#.
- Control:** CS0, CSB0, CSB0#, CK, CKB0, CKB0#, CKE, CKEB0.
- Power:** VDD, VDDQ, VSS, VSSQ, VREFDQ, VREFCA, VREFB, VREFC, VREFD, VREFE, VREFF, VREFG, VREFH, VREFI, VREFJ, VREFK, VREFL, VREFM, VREFN, VREFO, VREFP, VREFQ, VREFR, VREFS, VREFT, VREFU, VREFV, VREFW, VREFX, VREFY, VREFZ.


Internal Structure:

- Memory Array:** 1GB0B.006 (SAMSUNG) and 1GB0G.004 (HYNIX).
- Control Logic:** 72.41164.H0U (SAMSUNG) and 72.51G63.C0U (HYNIX).
- Power Management:** 1N5711 (SAMSUNG) and 1N5711 (HYNIX).




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: VRAM(3/4)	
Size: A3	Document Number: JM31-CP
Date: Thursday, February 25, 2010	Sheet: 60 of 62

[illegible]

DDR3



SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)



Timing diagram showing the relationship between the MAB and MDB registers and the DQMSB, RDQSB, and WDQSB signals. The signals are active high and occur between 57,60 and 57,61.

- DQMSB[0..7]**: Active high from 57,60 to 57,61.
- RDQSB[0..7]**: Active high from 57,60 to 57,61.
- WDQSB[0..7]**: Active high from 57,60 to 57,61.
- MAB[0..12]**: Active high from 57,60 to 57,61.
- MDB[0..63]**: Active high from 57,60 to 57,61.

	5	4	3	2	1
D					
C					
B					
A					

Madison ATI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Modify History

SizeDocument NumberRev

JM31-CP

SA

Date: Thursday, February 25, 2010Sheet 62 of 62