





ZO3 SYSTEM BLOCK DIAGRAM






PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1
Processor Socket



LAYOUT: Place bypass cap on topside of board




NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS





PROJECT : ZO3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 HT I/F	1A
Date:	Wednesday, April 25, 2007	Sheet 2 of 30


VDD VTT SUS CPU IS CONNECTED TO THE VDD VTT SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Near CPU L<1200mll



Processor DDR2 Memory Interface










PROJECT : ZO3
Quanta Computer Inc.





ATHLON Control and Debug


If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300- Ω ($\pm 5\%$) pulldown to VSS.





CPU H/W MONITOR




PROCESSOR POWER AND GROUND




MCP67 Unused UMA Only	
MCP67 Signal Name	Component
RGB_DAC_RSET RGB_DAC_VREF DDC_DATA0A	STUFF STUFF 10K PULLHIGH
TV_DAC_RSET TV_DAC_VREF	STUFF STUFF
IFPAB_RST IFPAB_VPROBE DDC_DATA2 HPLUG_DET3	STUFF STUFF 10K PULLHIGH 22K PULLDOWN
HDMI_RSET HDMI_VPROBE DDC_DATA3 R HDCP_ROM_SDATA HPLUG_DET2 R	STUFF STUFF 10K PULLHIGH 10K PULLHIGH 6.2K PULLDOWN








PCI/LPC PULL-UP





CLOCK BYPASS








FOR SLEEP MODE CORE POWER CIRCUIT




CPU LEGACY PULL-UP




SMB/I2C PULL-UP




PMU PULL-UP




M/B ID for 14"/15"/17"




HyperTransport Link 1.2 V_HT Power Valid



MCP67 POWER PLANE/GND & BYPASS






LID SWITCH


C3A: H/W Solution

A1AS check MCP67LID# power


Anda GPIO list have internal PU




BLUETOOTH MODULE CONNECTOR




MINI-Card



D3B: add C580 for EMI request.




Need reserve 3G pin define
Check Footprint




B2A: Modify net to close device side.

New card


D3B: Add R479 for NEW card CPPE#




NEW CARD'S POWER SWITCH




SATA HDD1



TP SWITCH



TP CONN




EMI near CN15




C3A: Add EMI solution


ODD (PATA)




CODEC (ALC268)





MDC






SPK




Beep



INT MIC array






I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MOD	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


SMBUS PULL-UP




ACER ID



SPI FLASH




INTERNAL KEYBOARD STRIP SET




INT K/B

(21,23) MY[17..0]
(21,23) MX[7..0]




FFC_26P_KB




Debug

(9,20) AD[31..0]




(10,18) PDD[15..0]




LED

10/16:Changed. Follow BL3 LED




C3A: Modify LED control behavior

CPU FAN




FANPWR = 1.6*VSET


DEBUG PORT




Button

	MY0
MX1	MAIL
MX2	WWW
MX4	WIRELESS
MX5	BLUETOOTH







VID[1:0]		
VID1	VID0	
0	0	1.2V
0	1	1.1V
1	0	1.0V
1	1	0.9V

MCP67 TABLE

INPUTS		OUTPUTS			VOUT1
G1	G0	OD1	OD2	OD3	
0	0	$0.75 \times (1 + R1/R2 + R1/R3 + R1/R4)$			1.2V
1	0	$0.75 \times (1 + R1/R2 + R1/R3)$			1.1V
0	1	$0.75 \times (1 + R1/R2 + R1/R4)$			1.0V
1	1	$0.75 \times (1 + R1/R2)$			0.9V

SC471A Set

B2B: FOR UMA ONLY

