Z05 SYSTEM BLOCK DIAGRAM

CPU CORE / VDDNB (ISL6265A) PAGE 26

NB_CORE +1.1V (RT8202) PAGE 28

+1.1V_NB (RT8202) PAGE 27

DDR II SMDDR_VTERM 1.8VSUS(TPS51116REGR) PAGE 29

SYSTEM POWER (ISL6237) PAGE 25

SYSTEM CHARGER (ISL6251A) PAGE 24



PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

Quanta Computer Inc.
PROJECT : Z05

Size	Document Number	Rev
	Block Diagram	1A
Date: Friday, March 07, 2008	Sheet 1 of 34	


<7> HT_RXD#[15..0]
HT_RXD#[15..0]
<7> HT_RXD[15..0]
HT_RXD[15..0]
<7> HT_TXD[15..0]
HT_TXD#[15..0]
<7> HT_TXD#[15..0]
HT_TXD[15..0]
PROCESSOR HYPERTRANSPORT INTERFACE
VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE
VLDT_RUN
U14A
HT LINK
VLDT_A0
VLDT_A1
VLDT_A2
VLDT_A3
VLDT_B0
VLDT_B1
VLDT_B2
VLDT_B3
C399
4.7U_6
L0_CADIN_H0
L0_CADIN_L0
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H8
L0_CADIN_L8
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H15
L0_CADIN_L15
L0_CADOUT_H0
L0_CADOUT_L0
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H8
L0_CADOUT_L8
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H15
L0_CADOUT_L15
HT_RXD0
HT_RXD#0
HT_RXD1
HT_RXD#1
HT_RXD2
HT_RXD#2
HT_RXD3
HT_RXD#3
HT_RXD4
HT_RXD#4
HT_RXD5
HT_RXD#5
HT_RXD6
HT_RXD#6
HT_RXD7
HT_RXD#7
HT_RXD8
HT_RXD#8
HT_RXD9
HT_RXD#9
HT_RXD10
HT_RXD#10
HT_RXD11
HT_RXD#11
HT_RXD12
HT_RXD#12
HT_RXD13
HT_RXD#13
HT_RXD14
HT_RXD#14
HT_RXD15
HT_RXD#15
HT_TXD0
HT_TXD#0
HT_TXD1
HT_TXD#1
HT_TXD2
HT_TXD#2
HT_TXD3
HT_TXD#3
HT_TXD4
HT_TXD#4
HT_TXD5
HT_TXD#5
HT_TXD6
HT_TXD#6
HT_TXD7
HT_TXD#7
HT_TXD8
HT_TXD#8
HT_TXD9
HT_TXD#9
HT_TXD10
HT_TXD#10
HT_TXD11
HT_TXD#11
HT_TXD12
HT_TXD#12
HT_TXD13
HT_TXD#13
HT_TXD14
HT_TXD#14
HT_TXD15
HT_TXD#15
<7> HT_CPU_UPCLK0
<7> HT_CPU_UPCLK#0
<7> HT_CPU_UPCLK1
<7> HT_CPU_UPCLK#1
L0_CLKIN_H0
L0_CLKIN_L0
L0_CLKIN_H1
L0_CLKIN_L1
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CLKOUT_H1
L0_CLKOUT_L1
HT_CPU_DWNCLK0 <7>
HT_CPU_DWNCLK#0 <7>
HT_CPU_DWNCLK1 <7>
HT_CPU_DWNCLK#1 <7>
<7> HT_CPU_UPCTL0
<7> HT_CPU_UPCTL#0
<7> HT_CPU_UPCTL1
<7> HT_CPU_UPCTL#1
L0_CTLIN_H0
L0_CTLIN_L0
L0_CTLIN_H1
L0_CTLIN_L1
L0_CTLOUT_H0
L0_CTLOUT_L0
L0_CTLOUT_H1
L0_CTLOUT_L1
HT_CPU_DWNCTL0 <7>
HT_CPU_DWNCTL#0 <7>
HT_CPU_DWNCTL1 <7>
HT_CPU_DWNCTL#1 <7>
Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN
NO STUB
for HT3
R127
*51/F_4
R122
*51/F_4
VLDT_RUN
Note:on MCP77,(HT=+1.1V) and CPU(HT=+1.2V)
and therefore cannot be connected to the
same HT power rail.
+1.2V_HT
VLDT_RUN
L58
FBJ3216HS800_1206
L59
FBJ3216HS800_1206
80 ohm(4A)
C401
4.7U_6
C428
4.7U_6
C427
.22U_4
C396
.22U_4
C394
180P_4
C424
180P_4
LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS
Quanta Computer Inc.
PROJECT : Z05
Size
Document Number
AMD Griffin HT I/F
Rev
1A
Date: Monday, February 25, 2008
Sheet 2 of 34

VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

Processor DDR2 Memory Interface









Quanta Computer Inc.		
PROJECT : Z05		
Size	Document Number: AMD Griffin DDRII MEMORY I/F	Rev 1A
Date: Monday, February 25, 2008	Sheet 3 of 34	

ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX.
50 mils WIDE (USE 2x25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.

CPU_VDDA_RUN

+2.5V — L24 BLM18PG330SN1D_6 — CPU_VDDA_RUN
C285 100U-6.3V_3528 | C270 4.7U_6 | C208 .22U_4 | C209 3300P_4

If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 390- (±5%) pulldown to VSS.

+1.8VSUS — R261 390_4 — CPU_SID — CPU_SID <12>
R262 390_4 — CPU_SIC — CPU_SIC <12>
R263 *390_4
R264 *1K/F_4 — CPU_ALERT

U14D

Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN

CPU_VDDA_RUN — F8, F9 (VDDA1, VDDA2)
CPU_CLKP — C448 3900P_4 — CLKIN_H (F8)
CPU_CLKN — C449 3900P_4 — CLKIN_L (A8)
Keep trace from resisor to CPU within 0.6"
Keep trace from caps to CPU within 1.2"
<7> CPU_CLKP
<7> CPU_CLKN
R329 169/F_6
place them to CPU within 1.5"
CPU_CLKIN_SC_P — A9
CPU_CLKIN_SC_N — A8
CPU_HT_RESET# — B7
CPU_HT_PWRGD — A7
CPU_HT_LDTSTOP# — E10
CPU_LDT_REQ# CPU — C6
CPU_SIC — AF4
CPU_SID — AF5
CPU_ALERT — AE6
VLDT_RUN — R73 44.2/F_4 — R72 44.2/F_4 — CPU_HTREF0 — R6; CPU_HTREF1 — P6
<26> CPU_VDD0_FB_H — F6
<26> CPU_VDD0_FB_L — E6
<26> CPU_VDD1_FB_H — Y6
<26> CPU_VDD1_FB_L — AB6
CPU_DBRDY — G10
CPU_TMS — AA9
CPU_TCK — AC9
CPU_TRST# — AD9
CPU_TDI — AF9
CPU_SVC_R — A6
CPU_SVD_R — A4
CPU_THERMTRIP# — AF6
CPU_PROCHOT# — AC7
CPU_MEMHOT# — AA8
CPU_THERMDC — W7
CPU_THERMDA — W8
VDDIO_FB_H <29> — W9, Y9 — T14
CPU_VDDNB_RUN_FB_H <26> — H6
CPU_VDDNB_RUN_FB_L <26> — G6
CPU_DBREQ# — E10
CPU_TDO — AE9
CPU_TEST23_TSTUPD — AD7
CPU_TEST28_H_PLLCHRZ_P — J7 — T45
CPU_TEST28_L_PLLCHRZ_N — H8 — T42
route as differential as short as possible testpoint under package
CPU_TEST18_PLLTEST1 — H10 — T61
CPU_TEST19_PLLTEST0 — G9 — T44 — T51
CPU_TEST17_BP3 — D7 — T62
CPU_TEST16_BP2 — E7 — T56
CPU_TEST15_BP1 — F7 — T52
CPU_TEST14_BP0 — C7
CPU_TEST25_H_BYPASSCLK_H — E9 — T63
CPU_TEST25_L_BYPASSCLK_L — E8 — T55
CPU_TEST21_SCANEN — AB8 — T83
CPU_TEST20_SCANCLK2 — AF7 — T85
CPU_TEST24_SCANCLK1 — AE7 — T82
CPU_TEST22_SCANSHIFTEN — AE8 — T74
CPU_TEST12_SCANSHIFTENB — AC8 — T81
CPU_TEST27_SINGLECHAIN — AF8 — T84
CPU_TEST29_H_FBCLKOUT_P — C9 — T53
CPU_TEST29_L_FBCLKOUT_N — C8 — T60
R168 0_4 — CPU_TEST9_ANALOGIN — C2
RSVD1 — A3
RSVD2 — A5
RSVD3 — B3
RSVD4 — B5
RSVD5 — C1
RSVD6 — C5
RSVD7 — D5
RSVD8 — AA7
RSVD9 — H19
RSVD10 — H18
KEY1 — M11
KEY2 — W18

+1.8VSUS
R163 300_4 — <7> HTCPU_PWRGD — R162 0_4 — CPU_HT_PWRGD
C531 .1U_4 — Close CPU Sockt
2/20/08' Implement on C-test
R158 300_4 — <7> HTCPU_STOP# — R157 0_4 — CPU_HT_LDTSTOP#
R161 300_4 — <7> HTCPU_RST# — R160 0_4 — CPU_HT_RESET#
R165 300_4 — CPU_LDT_REQ# CPU — R164 0_4 — HTCPU_REQ# — HTCPU_REQ# <7>
R402 *510/F_4 — R403 *510/F_4

+1.8V
R50 330_4
R55 *4.7K_4 — PWROK_EC <12,22>
R58 *4.7K_4
R250 300_4 — CPU_THERMTRIP# — Q8 MMBT3904 — THERM_SYS_PWR <25,30>
R49 0_4 — MCP77_THERMIP# <7>
R252 300_4 — CPU_PROCHOT# — Q24 MMBT3904 — EC_PROCHOT# <22>
R251 *0_4 — MCP77_PROCHOT# <7>
R255 *300_4 — CPU_MEMHOT# — Q23 *MMBT3904 — CPUMEMHOT# <22>
R67 *330_4

VID Override Circuit

+1.8VSUS
R155 1K_4 — R167 1K_4
CPU_SVC_R — R159 0_4 — Serial VID Clock — CPU SVC <26>
CPU_SVD_R — R150 0_4 — Serial VID Data — CPU SVD <26>
HTCPU_PWRGD — R171 0_4 — CPU_PWRGD_SVID <26>
R166 *220_4 — R156 *220_4

VFIX MODE

SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V

CPU H/W MONITOR

2/20/08' Reserve 0 ohm
for CPU thermal issue
on C-test

+3V — R39 47/F_6 — 3V_THM — R404 *0_4 — C35 .1U_4
15 MIL
CPU_THERMDC — C37 2200P_4 — CPU_THERMDA
10 mil trace /
10 mil space
Address 98H
U4 G781: VCC, DXN, DXP, -OVT, -ALT, SMDATA, SMCLK, GND
KBSMDAT
KBSMCLK
R25 10K_4 — Q3 2N7002E — To SB GPIO — THERM_ALERT# <12>
R24 4.7K_4 — Q5 2N7002E — MBDATA_CPU <22>
R23 4.7K_4 — Q4 2N7002E — MBCLK_CPU <22>
R36 10K_4 — To FAN — CPUFAN#_ON <23>

CPU_TEST27_SINGLECHAIN — R392 *300_4
CPU_TEST12_SCANSHIFTENB — R393 *300_4
CPU_TEST14_BP0 — R394 *300_4
CPU_TEST15_BP1 — R395 *300_4
CPU_TEST18_PLLTEST1 — R396 *300_4
CPU_TEST19_PLLTEST0 — R397 *300_4
CPU_TEST20_SCANCLK2 — R398 *300_4
CPU_TEST21_SCANEN — R399 300_4
CPU_TEST22_SCANSHIFTEN — R400 *300_4
CPU_TEST24_SCANCLK1 — R401 300_4
2/20/08' Mount
300 ohm on C-test

2/20/08' Mount 300 ohm
on C-test
R269 *220_4 — R267 *220_4 — R107 *220_4 — R254 *220_4 — R148 300_4

HDT CONNECTOR

CN6
*ASP-68200-07-25P-L0V
*HDTGND
CPU_DBREQ# — T59
CPU_DBRDY — T46
CPU_TCK — T78
CPU_TMS — T19
CPU_TDI — T80
CPU_TRST# — T86
CPU_TDO — T77
GND1, RSVD1, RSVD0, DBREQ_L, DBRDY, TCK, TMS, TDI, TRST_L, TDO, VCC_PROC_IO_21, VCC_PROC_IO_23, KEY
GND2, GND4, GND6, GND8, GND10, GND12, GND14, GND16, GND18, GND20, GND22, RESET_L, GND26
R174 10K_4 — Q14 MMBT3904 — CPU_HT_RESET#
R172 1K/F_4 — H_HTCPU_RST# — T64

Quanta Computer Inc.
PROJECT : Z05
Size | Document Number: AMD Griffin CTRL & DEBUG | Rev 1A
Date: Monday, February 25, 2008 | Sheet 4 of 34

PROCESSOR POWER AND GROUND







DECOUPLING BETWEEN PROCESSOR AND DIMMs
PLACE CLOSE TO PROCESSOR AS POSSIBLE





Quanta Computer Inc.		
PROJECT : Z05		
Size	Document Number	Rev
	AMD Griffin PWR & GND	1A
Date: Monday, February 25, 2008	Sheet 5 of 34	


J2
REVERSE
SO-DIMM
(H=5.2)
J1
REVERSE
SO-DIMM
(H=9.2)
DDRII_SODIMM_R H5.2
DDRII_SODIMM_R H9.2
+1.8VSUS
+SMDDR_VTERM
+SMDDR_VREF
+3V
MVREF_DIM
MEM_SMBDAT
MEM_SMBCLK
Q11 *2N7002E
Q10 *2N7002E
D20 *DA204U
D21 *DA204U
RP2 *4.7KX2_4
Quanta Computer Inc.
PROJECT : Z05
DDR-II SODIMM*2
Rev 1A
Date: Monday, February 25, 2008
Sheet 6 of 34


<2> HT_TXD[15..0]
<2> HT_TXD#[15..0]
HT_RXD[15..0] <2>
HT_RXD#[15..0] <2>
U15A
FCBGA836-NVIDIA-MCP67
AJMCP770T02
SEC 1 OF 8
HT
HT_TXD0 AE16 HT_MCP_RXD0_P
HT_TXD#0 AG16 HT_MCP_RXD0_N
HT_TXD1 AH16 HT_MCP_RXD1_P
HT_TXD#1 AJ16 HT_MCP_RXD1_N
HT_TXD2 AJ15 HT_MCP_RXD2_P
HT_TXD#2 AK15 HT_MCP_RXD2_N
HT_TXD3 AK16 HT_MCP_RXD3_P
HT_TXD#3 AL16 HT_MCP_RXD3_N
HT_TXD4 AG17 HT_MCP_RXD4_P
HT_TXD#4 AF17 HT_MCP_RXD4_N
HT_TXD5 AL17 HT_MCP_RXD5_P
HT_TXD#5 AK17 HT_MCP_RXD5_N
HT_TXD6 AL18 HT_MCP_RXD6_P
HT_TXD#6 AK18 HT_MCP_RXD6_N
HT_TXD7 AJ19 HT_MCP_RXD7_P
HT_TXD#7 AK19 HT_MCP_RXD7_N
HT_TXD8 AD14 HT_MCP_RXD8_P
HT_TXD#8 AE14 HT_MCP_RXD8_N
HT_TXD9 AF14 HT_MCP_RXD9_P
HT_TXD#9 AG14 HT_MCP_RXD9_N
HT_TXD10 AH14 HT_MCP_RXD10_P
HT_TXD#10 AJ14 HT_MCP_RXD10_N
HT_TXD11 AL13 HT_MCP_RXD11_P
HT_TXD#11 AK13 HT_MCP_RXD11_N
HT_TXD12 AC15 HT_MCP_RXD12_P
HT_TXD#12 AD15 HT_MCP_RXD12_N
HT_TXD13 AD16 HT_MCP_RXD13_P
HT_TXD#13 AE16 HT_MCP_RXD13_N
HT_TXD14 AE17 HT_MCP_RXD14_P
HT_TXD#14 AD17 HT_MCP_RXD14_N
HT_TXD15 AB17 HT_MCP_RXD15_P
HT_TXD#15 AC17 HT_MCP_RXD15_N
HT_MCP_TXD0_P AK27 HT_RXD0
HT_MCP_TXD0_N AJ27 HT_RXD#0
HT_MCP_TXD1_P AK26 HT_RXD1
HT_MCP_TXD1_N AL26 HT_RXD#1
HT_MCP_TXD2_P AK25 HT_RXD2
HT_MCP_TXD2_N AL25 HT_RXD#2
HT_MCP_TXD3_P AL24 HT_RXD3
HT_MCP_TXD3_N AK24 HT_RXD#3
HT_MCP_TXD4_P AK22 HT_RXD4
HT_MCP_TXD4_N AL22 HT_RXD#4
HT_MCP_TXD5_P AK21 HT_RXD5
HT_MCP_TXD5_N AL21 HT_RXD#5
HT_MCP_TXD6_P AH21 HT_RXD6
HT_MCP_TXD6_N AJ21 HT_RXD#6
HT_MCP_TXD7_P AL20 HT_RXD7
HT_MCP_TXD7_N AM20 HT_RXD#7
HT_MCP_TXD8_P AG27 HT_RXD8
HT_MCP_TXD8_N AH27 HT_RXD#8
HT_MCP_TXD9_P AF25 HT_RXD9
HT_MCP_TXD9_N AG25 HT_RXD#9
HT_MCP_TXD10_P AH25 HT_RXD10
HT_MCP_TXD10_N AJ25 HT_RXD#10
HT_MCP_TXD11_P AE23 HT_RXD11
HT_MCP_TXD11_N AF23 HT_RXD#11
HT_MCP_TXD12_P AD21 HT_RXD12
HT_MCP_TXD12_N AE21 HT_RXD#12
HT_MCP_TXD13_P AF21 HT_RXD13
HT_MCP_TXD13_N AG21 HT_RXD#13
HT_MCP_TXD14_P AC20 HT_RXD14
HT_MCP_TXD14_N AD20 HT_RXD#14
HT_MCP_TXD15_P AE19 HT_RXD15
HT_MCP_TXD15_N AF19 HT_RXD#15
+1.8VSUS
MCP77_PROCHOT# R287 300_4
<2> HT_CPU_DWNCLK0
<2> HT_CPU_DWNCLK#0
<2> HT_CPU_DWNCLK1
<2> HT_CPU_DWNCLK#1
AJ17 HT_MCP_RX_CLK0_P
AH17 HT_MCP_RX_CLK0_N
AL14 HT_MCP_RX_CLK1_P
AK14 HT_MCP_RX_CLK1_N
HT_MCP_TX_CLK0_P AK23 HT_CPU_UPCLK0 <2>
HT_MCP_TX_CLK0_N AJ23 HT_CPU_UPCLK#0 <2>
HT_MCP_TX_CLK1_P AG23 HT_CPU_UPCLK1 <2>
HT_MCP_TX_CLK1_N AH23 HT_CPU_UPCLK#1 <2>
<2> HT_CPU_DWNCTL0
<2> HT_CPU_DWNCTL#0
<2> HT_CPU_DWNCTL1
<2> HT_CPU_DWNCTL#1
AH19 HT_MCP_RXCTL0_P
AG19 HT_MCP_RXCTL0_N
AC18 HT_MCP_RXCTL1_P
AD18 HT_MCP_RXCTL1_N
HT_MCP_TXCTL0_P AK20 HT_CPU_UPCTL0 <2>
HT_MCP_TXCTL0_N AJ20 HT_CPU_UPCTL#0 <2>
HT_MCP_TXCTL1_P AD19 HT_CPU_UPCTL1 <2>
HT_MCP_TXCTL1_N AC19 HT_CPU_UPCTL#1 <2>
<4> MCP77_THERMIP#
<4> MCP77_PROCHOT#
MCP77_THERMIP# AC13 THERMTRIP#/GPIO_58
MCP77_PROCHOT# AB13 PROCHOT#/GPIO_20
HT_MCP_REQ# AD23 HTCPU_REQ# HTCPU_REQ# <4>
HT_MCP_STOP# AB20 HTCPU_STOP# <4>
HT_MCP_RST# AC21 HTCPU_RST# <4>
HT_MCP_PWRGD AD22 HTCPU_PWRGD <4>
CLKOUT_200MHZ_P AL28 CPU_CLKP <4>
CLKOUT_200MHZ_N AM28 CPU_CLKN <4>
CLKOUT_25MHZ AK28 CLKOUT_25MHz T108
70mA
128mA
17mA
+3V
+1.1V_NB
L15 TI160808U300_6 +3.3V_PLL_HT
C192 2.2U_4
C174 4.7U_6
R13 +3.3V_DLL_HT
L55 TI160808U300_6
C149 2.2U_4 +1.1V_HT_PLL AB15 +1.1V_PLL_HT
C414 10U-6.3V_8
L57 TI160808U300_6
C146 2.2U_4 +1.1V_PLL_CPU AB16 +1.1V_PLL_CPU
C422 4.7U_6
+1.1V_HT_PLL R316 150/F_4 HTMCP_COMP_VDD AM12 HT_MCP_COMP_VDD
R310 150/F_4 HTMCP_COMP_GND AL12 HT_MCP_COMP_GND
R147 0_4
C244 .1U_4 CPU_SBVREF AG28 CPU_SBVREF
R143 2.37K/F_4 MCP77_CTERM_GND AJ28 CLK200_TERM_GND
+1.1V_HT_D1 Y15
+1.1V_HT_D2 Y17
+1.1V_HT_D3 Y16
+1.1V_HT_D
L56 TI160808U300_6
+1.1V_NB 800mA
C170 1U_4
C166 1U_4
C417 4.7U_6
C418 22U-6.3V_8
+1.1V_HT_A1 V15
+1.1V_HT_A2 V16
+1.1V_HT_A3 W15
+1.1V_HT_A4 W16
+1.1V_HT_A
L49 PBY201209T_8
+1.1V_NB 2370mA
C148 1U_4
C156 1U_4
C388 4.7U_6
C389 4.7U_6
C387 22U-6.3V_8
Quanta Computer Inc.
PROJECT : Z05
Size
Document Number
MCP77 HyperTransport Bus
Rev 1A
Date: Monday, March 10, 2008
Sheet 7 of 34


U15B
FCBGA836-NVIDIA-MCP67
SEC 2 OF 8
PCIE
[LAN]
[NEW CARD]
[MINI CARD-1]
[CARD Reader]
[LAN]
[NEW CARD]
[MINI CARD-1]
10mA
80mA
200mA+500mA
563mA+1500mA
For EMI
Remove R116 for Nvidia suggest.
Add 0R resistor, The resistor should only be stuffed for MCP67D
Quanta Computer Inc.
PROJECT : Z05
MCP77 PCI-Express Bus
Monday, March 10, 2008



Quanta Computer Inc.

PROJECT : Z05

Size	Document Number	Rev
	MCP77 PCI/LPC/IDE	1A
Date: Monday, February 25, 2008	Sheet 9 of 34	



Quanta Computer Inc.			
PROJECT : Z05			
Size	Document Number		Rev
	MCP77 LAN and Graphics		1A
Date: Monday, February 25, 2008	Sheet 10 of 34		



Quanta Computer Inc.			
PROJECT : Z05			
Size	Document Number		Rev
	MCP77 SATA and USB		1A
Date: Sunday, March 09, 2008		Sheet 11 of 34	


U15F
FCBGA836-NVIDIA-MCP67
SEC 6 OF 8
HDA
MISC
HDA_SDIN0
HDA_SDIN1
HDA_SDIN2
HDA_SDATA_IN0/GPIO_22
HDA_SDATA_IN1/GPIO_23/MGPIO_0
HDA_SDATA_IN2/GPIO_24/MGPIO_2
HDA_SDATA_OUT/GPIO_45
HDA_BITCLK
HDA_RESET#
HDA_SYNC/GPIO_44
HDA_DOCK_EN#/GPIO_51
HDA_DOCK_RST#/GPIO48
MCP77_GPIO51
MCP77_GPIO46
HDA_SDOUT
HDA_SYNC
HDA_BITCLK
HDA_RESET#
HDA_SDOUT_ADO
HDA_SDOUT_MDC
HDA_SYNC_ADO
HDA_SYNC_MDC
HDA_BITCLK_ADO
HDA_BITCLK_MDC
HDA_RESET#_ADO
HDA_RESET#_MDC
EMI Solution
MCP77 STRAPPING
HDA_RESET# (LAN)
HDA_SDOUT_R_LFRAM1# (BIOS)
MCP_SPKR (Boot MODE)
HDA_SYNC_R (SIO CLOCK)
SPI_DO_SPI_CLK (SPI CLOCK)
EC_SCI#
KBSMI#
MCP77_GPIO1
MXM_PRESENT#
MCP77_GPIO3
MXM_RUNPWROK
PE_RST_MXM#
GPIO_1/PWRDN_OK/SPI_CS1
GPIO_2/NMI/PS2_CLK0
GPIO_3/SMI#/PS2_DATA0
GPIO_4/SCI/PS2_CLK1
GPIO_5/INIT#/PS2_DATA1
SATA-ODD_PRESENT#
GPIO_12/SUS_STAT/ACCLMTR_EXT_TRIG#
GATEA20
RCIN#
EC_SCI#
KBSMI#
SIO_PME#
SM_INTRUDER#
A20GATE/GPIO_55/FANCTL3
KBRDRSTIN#/GPIO_56/FANRPM3
SIO_PME#/GPIO_31/SPI_CS2
EXT_SMI#/GPIO_32
RI#
RI#/GPIO33
INTRUDER#
MCP77_LID#
PM_BATLOW#
LID#
LLB#
FI_RSVD0
FI_RSVD1
FI_RSVD2
FI_RSVD3
FI_RSVD4
FI_RSVD5
FI_RSVD6
FI_RSVD7
FI_RSVD8
DNBSWON#
PWRBTN#
RSTBTN#
RTC_RST#
RSMRST#
PWROK_EC
HWPG_1.8V
HWPG_1.2V
CPU_COREPG
PWRGD_SB
PWRGD
MEM_VLD
MCP_VLD/HT_VLD
CPU_VLD
MCP77_TDI
MCP77_TDO
MCP77_TMS
MCP77_TRST#
MCP77_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TRST#
JTAG_TCK
XTAL1
XTAL2
XTALIN
XTALOUT
CLK_32KX1
CLK_32KX2
XTALIN_RTC
XTALOUT_RTC
SLP_S3#
SLP_RMGT#
SLP_S5#
SUSBR#
SLP_RMGT#
SUSCR#
SUSB#
SUSC#
MCP_VID0/GPIO_15
MCP_VID1/GPIO_14
MCP_VID2/GPIO_13
VCORE1.2ID0_R
CR_CPPE#
CR_WAKE#
SPKR
MCP_SPKR
SMB_CLK0
SMB_DATA0
SMB_CLK1/MSMB_CLK
SMB_DATA1/MSMB_DATA
SMB_ALERT#/GPIO_64
PCLK_SMB
PDAT_SMB
MSMB_CLK
MSMB_DATA
SMB_ALERT#
THERM#/GPIO_59
THERM_ALERT#
THERM_SIC/GPIO_48/MSMB_CLK
THERM_SID/GPIO_49/MSMB_DATA
CPU_SIC
CPU_SID
THERM_ALERT#/GPIO_47/PWR_LED#
MCP77_GPIO47
+1.8VSUS
FANRPM0/GPIO_60
FANCTL0/GPIO_61
FANCTL1/GPIO_62
BOARDID0
BOARDID1
BOARDID2
MCPVDD_EN/HTVDD_EN
CPUVDD_EN
HTVDD_EN
CPU_VRON
SPI_CS0/GPIO_10
SPI_CLK/GPIO_11
SPI_DI/GPIO_8
SPI_DO/GPIO_9
MCP77_GPIO10
MCP_SPI_CLK
EMAIL_LED#
MCP_SPI_DO
SUS_CLK/GPIO_34
BUF_SIO_CLK
SUS_CLK_R
SIO_CLK
TEST_MODE_EN
PKG_TEST
TESTMODE_EN
SMB/I2C PULL-UP
+3V_S5
+3V
Delay 10ms
after S5 powerOK
Acer Suggest Reserve HDCP EEPROM 2007/12/05
HDCP EEPROM
HDCP_WP
PCLK_SMB
PDAT_SMB
*AT24C64
NO PN
CN12
*MCP JTAG HEADER
2007/11/28-Edison: Removethese part
R315, R317, R326, R324, C423, Q28, Q29
M/B ID for 14"/17"
ID0 ID1 ID2 M/B
0 0 0 17" D
0 0 1 X
0 1 0 15" D
1 0 0 15" U
1 0 1 14" Dual Core CPU & MXM
1 1 0 14" Dual Core CPU & UMA
1 1 1 14" Single Core CPU & UMA
Quanta Computer Inc.
PROJECT : Z05
Size
Document Number
MCP77 HDA/SMB/PMU/GPIO
Rev
1A
Date: Sunday, March 09, 2008
Sheet 12 of 34

MCP77 POWER PLANE/GND & BYPASS



Quanta Computer Inc.

PROJECT : Z05

Size	Document Number	Rev
	MCP77 POWER/GND/RTC	1A

Date: Monday, February 25, 2008 Sheet 13 of 34

LVDS

SINGLE_CH



LCD POWER



CAMERA MODULE POWER



CRT



TV Out (SVHS) MiniDIN 7-pin

Delete TVOUT MiniDIN

Quanta Computer Inc.		
PROJECT : Z05		
Size	Document Number: LVDS/CRT/PC-Camera	Rev: 1A
Date: Monday, February 25, 2008	Sheet 14 of 34	

Giga LAN BCM5787M/5764M



LAN POWER



EEPROM



EEPROM Strapping

	SO	SI	CS#	SCLK
24c64	1	1	0	1

Delete LAN within DOCK Selector

Transformer

Delta- LFE9261-R:GIGABIT

2/20/08' Change PN form DB0Z05LAN01 to DB0Z05LAN02 on C-test



RJ45-11



Quanta Computer Inc.		
PROJECT : Z05		
Size	Document Number: GigaLAN BCM5787/RJ45 & RJ11	Rev 1A
Date: Friday, March 07, 2008	Sheet 15 of 34	



Delete CIR Function
2007/09/21

LID SWITCH



CPU

H16 h-tc213bc244d146p2
H17 h-tc213bc244d146p2
H12 h-tc213bc244d146p2
H13 h-tc213bc244d146p2

MDC

H23 h-tc118bc197d83p2
H26 h-tc118bc197d83p2

BLUETOOTH

H25 h-tc165bc118d79p2
H24 h-tc165bc118d79p2

Power Board

H9 h-c197d87p2
H10 h-c197d87p2

FAN

H15 H-C276D146P2
H6 h-c236d146p2
H5 h-c236d146p2

PAD2 *EMIPAD
PAD3 *EMIPAD
PAD4 *EMIPAD
PAD5 *EMIPAD
PAD10 *EMIPAD
PAD8 *EMIPAD
PAD11 *EMIPAD
PAD9 *EMIPAD
PAD1 *EMIPAD
PAD12 *EMIPAD
PAD7 *EMIPAD
PAD6 *EMIPAD

H7 h-c315d110p2-8
H22 h-c276d118p2-8
H20 h-c283d118p2-8
H29 H-C315D118P2-8
H11 H-sc315d118p2-8
H8 h-tc315be433x315d118p2-8
H14 h-c236d118p2
H2 H-C315D118P2-8
H32 H-C315D118P2-8
H28 H-C315D118P2-8
H30 h-c315d118p2-8
H1 H-C315D118P2-8
H21 H-C315D118P2-8
H18 h-c276d118p2-8
H19 h-c276d118p2-8
H27 h-c276d118p2-8

10/8

BLUETOOTH MODULE CONNECTOR



2007/12/4 add

H33 h-tp236bpsd118p2-7
H34 h-c65d65n



EMI solution

2007/12/4 add

PAD13 *ME-PAD
PAD14 *ME-PAD
PAD15 *ME-PAD
PAD16 *ME-PAD
PAD17 *ME-PAD
PAD18 *ME-PAD
PAD19 *ME-PAD
PAD20 *ME-PAD
PAD21 *ME-PAD
PAD22 *ME-PAD
PAD23 *ME-PAD
PAD25 *ME-PAD
PAD26 *ME-PAD

Quanta Computer Inc.
PROJECT : Z05

Size	Document Number	Rev
	USB/BT/LID/HOLE	1A
Date: Sunday, March 09, 2008	Sheet 16 of 34	

MINI-Card

MINI-Card Port-1



Delete MINI-Card Port-2

New card

NEW CARD'S POWER SWITCH



Quanta Computer Inc.		
PROJECT : Z05		
Size	Document Number	Rev
	MINI PCI-E card & NEW CARD	1A
Date: Sunday, March 09, 2008	Sheet 17 of 34	

SATA HDD



TP SWITCH



E-KEY



MX0 MY0:E-Key

TP CONN



EMI solution near connector

ODD (SATA)





Quanta Computer Inc.		
PROJECT : Z05		
Size	Document Number	Rev
	SATA-HDD & SATA-ODD&TP	1A
Date: Monday, February 25, 2008	Sheet 18 of 34	



7 IN 1 CARD READER



CARDREADER POWER



Quanta Computer Inc.		
PROJECT : Z05		
Size	Document Number	Rev
	RTS5158E -Card Reader	1A
Date: Monday, March 10, 2008	Sheet 19 of 34	

CODEC(ALC268/ALC888S-VC)



CODEC(ALC268) Power



INT MIC array





AGC-attack-time selection

AGC_Attack (4 pin)	Attack time
LOW	1 ms
Hi	2 ms

AGC ON/OFF selection

AGC_ON/OFF (6 pin)	AGC ON/OFF
LOW	ON
Hi	OFF

AGC-recovery-time selection

AGC_Recovery1 (10 pin)	AGC_Recovery2 (11 pin)	Recovery Time
LOW	LOW	1.0 s
LOW	Hi	2.0 s
Hi	LOW	4.0 s
Hi	Hi	8.0 s

AGC-on-level selection

AGC_Lv1 (2 pin)	AGC_Lv2 (3 pin)	AGC ON Level	Output Po (RL=8 ohm)
LOW	LOW	9.8 dBV	1.2 W
LOW	Hi	9.0 dBV	1.0 W
Hi	LOW	8.1 dBV	0.8 W
Hi	Hi	6.0 dBV	0.5 W

MDC



SPK



Beep

SP_STBY ON/OFF & HP_STBY ON/OFF

SP_STBY1 (33 pin)	SP_STBY2 (34 pin)	SP_STBY ON/OFF
LOW	LOW	ON
LOW	Hi	OFF
Hi	LOW	OFF
Hi	Hi	OFF

HP_STBY1 (35 pin)	HP_STBY2 (36 pin)	HP_STBY ON/OFF
LOW	LOW	ON
LOW	Hi	OFF
Hi	LOW	OFF
Hi	Hi	OFF



MIC





LINE IN







HeadPhone OUT/SPDIF







VR



Quanta Computer Inc.

PROJECT : Z05

Size	Document Number	Rev
	Audio Jack	1A
Date: Monday, February 25, 2008	Sheet 21 of 34	

WPCE775C



I/O ADDRESS SETTING

BADDR1-0	I/O Address	
	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS



Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SMBUS PULL-UP



ACER ID



SPI FLASH



INTERNAL KEYBOARD STRIP SET

Quanta Computer Inc.
PROJECT : Z05

Size	Document Number	Rev
	EC WPCE775C_0DG & SPI	1A

Date: Monday, February 25, 2008 Sheet 22 of 34

INT K/B



LED



CPU FAN



LED BOARD CONN.



Debug

Delete Debug Port(PCI & IDE)

Fingerprint BOARD CONN.

Button BOARD CONN.

BUTTON MATRIX

	MY0
MX1	MAIL
MX2	WWW
MX4	WIRELESS
MX5	BLUETOOTH



Quanta Computer Inc.

PROJECT : Z05

Size	Document Number	Rev
	FAN,SWITCH,LED,KB,FINGERPRINT	1A
Date: Sunday, March 09, 2008	Sheet 23 of 34	



	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949


MAIND
MAIND <29,30>
SUSD
SUSD <30>
<4,30> THERM_SYS_PWR
PR200 0_4
VIN
PC94 0.1u/50V_6
PC93 2200p/50V_6
PC91 *10u/25V_1206
PC92 10u/25V_1206
Allen 0919
VL
PR199 39K/F_4
3V5V_EN
PR196 390K_4
PC87 0.1u/50V_6
PR194 150K_4
PC160 4.7u/6.3V_6
PR192 0_4
PC82 1u-16V_6
PR191 0_4
PC84 *.01u/16V_4
PC81 0.1u/50V_6
REF
PR187 *0_6
PC77 0.1u/50V_6
PC78 2200p/50V_6
PC79 10u/25V_1206
OCP: 8A
+5VPCU
Allen 0929
PR203 *2.2/F_6
PC164 *2200p/50V_6
PL12 2R2uH/5.8mR
PR204 2.2/F_6
PC163 2200p/50V_6
PQ26 FDS8878
PQ25 FDS6690AS
5V_DH
5V_LX
5V_DL
PR114 *0_4
PR113 0_4
PC96
PC165 330u/6.3V_6X5.7
PC95
10u/25V_1206
0.1u/50V_6
PC90 0.1u/50V_6
PR107 1/F_6
PR201 196K/F_6
DDPWRGD_R
3V5V_EN
PU7 ISL6237
DOREFIN LPO VIO NC ONLDO VCC TON REF
BYP OUT1 FB1 ILIM1 PGOOD1 EN1 DH1 LX1 PAD PAD PAD
REFIN2 ILIM2 OUT2 SKIP# PGOOD2 EN2 DH2 LX2
BST1 DLC PVCC NC GND PGND DL2 BST2
PR98 196K/F_6
REFIN2
SKIP
PC80 0.1u/50V_6
PR99 1/F_6
3V_DH
3V_LX
3V_DL
PQ18 FDS8878
PQ19 FDS6690AS
PR94 *2.2/F_6
PC75 *2200p/50V_6
PL11 2R2uH/5.8mR
PR95 2.2/F_6
PC76 2200p/50V_6
PR184 0_6
PC157
PC156 330u/6.3V_6X5.7
PR188 *0_6
0.1u/50V_6
OCP : 8A
+3VPCU
Allen 0929
Allen 0919
FDS6690AS Rds=12~15mOhm
+5VPCU OCP:8A 400K
L(ripple current)
=(19-5)*5/(2.2u*400k*19)
~4.187A
Iocp=8-(4.187/2)~5.9A
Vth=5.9A*12mOhm=76mV
R(Ilim)=(76mV*10)/5uA
~152K
PC88 0.1u/50V_6
PD10 CHN217
PC86 1u/16V_6
PR102 0_6
PC162 0.1u/50V_6
PC89 0.1u/50V_6
PD15 CHN217
PR202 22_8
+15V
+15V_ALWP
PC161 0.1u/50V_6
PR197 *200K_4
PR198 *39K_4
PR189 *0_6
REFIN2
SKIP
PR183 *0_6
REF
PR186 0_6
FDS6690AS Rds=12~15mOhm
+3VPCU OCP:8A 500K
L(ripple current)
=(19-3.3)*3.3/(2.2u*500k*19)
~2.479A
Iocp=8-(2.5/2)~6.75A
Vth=6.75A*12mOhm=78mV
R(Ilim)=(78mV*10)/5uA
~156K
PR185 10K/F_6
DDPWRGD_R
PR96 0_6
HWPG_SYS <22>
+3VPCU
VIN
+3V_S5
+15V
PR193 1M_6
PR181 22_8
PR180 1M_6
S5D
<22,30> S5_ON
PQ40 DTC144EU
PR190 1M_6
PQ41 DMN601K-7
PQ38 DMN601K-7
Allen 0919
+5VPCU
MAIND
PQ27 FDS8884
+5V
+3VPCU
MAIND
PQ44 FDS8878
+3V
+3VPCU
S5D
PQ37 FDC653N_NL
+3V_S5
+3VPCU
SUSD
PQ39 FDC653N_NL
+3VSUS
PROJECT : Z05
Quanta Computer Inc.
Size
Document Number
SYSTEM 5V/3V (ISL6237)
Rev 1A
Date: Thursday, March 06, 2008
Sheet 25 of 34

OFS/VFIXEN	Offset & Droop	SVI	VFIX
GND	0	0	X
+3.3V	X	X	0
+5V	X	0	X

Metal VID Codes

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

OCP:3A 260K

OCP:20A 300K

OCP:20A 300K

Pin 49 is GND Pin

Parallel

Close to CPU socket

Close to CPU socket

PROJECT : Z05

Quanta Computer Inc.

AMD Gfiffin (ISL6265)

Rev 1A

Thursday, March 06, 2008

Sheet 26 of 34



TON=3.85p*RTON*Vout/(Vin-0.5)

Frequency=Vout/(Vin*TON)

TON=3.85p*1M*1/(Vin-0.5)

Frequency=1/(0.0036767)=272K

FDS6690AS Rds=12~15mOhm

OCP=7-0.8A

L(ripple current)
=(19-1)*1/(2.2u*272k*19)
~1.58A

12m*6=RILIM*20uA

RILIM=3.6K(2.5~8K)

PROJECT : Z05

Quanta Computer Inc.

Size	Document Number	Rev
	NB_VCC (RT8202)	1A
Date: Monday, February 25, 2008	Sheet 27 of 34	



TON=3.85p*RTON*Vout/(Vin-0.5)

Frequency=Vout/(Vin*TON)

TON=3.85p*1M*1/(Vin-0.5)

Frequency=1/(0.0036767)=272K

FDS6690AS Rds=12~15mOhm

OCP=7-0.8A

L(ripple current)
=(19-1)*1/(2.2u*272k*19)
~1.58A

12m*6=RILIM*20uA

RILIM=3.6K(2.5~8K)

PROJECT : Z05

Quanta Computer Inc.

Size	Document Number	Rev
	NB_VCC (RT8202)	1A

Date: Monday, February 25, 2008 Sheet 28 of 34



PROJECT : Z05

Quanta Computer Inc.

Size	Document Number	Rev
	DDR 1.8V(TPS51116)	1A
Date: Monday, February 25, 2008	Sheet 29 of 34	



PROJECT : Z05

Quanta Computer Inc.

Size	Document Number	Rev
	Discharge (1.1V/1.2V/2.5V)	1A

Date: Monday, February 25, 2008 Sheet 30 of 34



1. +1.1V_S5MCP77M Power(+1.1V_DUAL)
2. +5VPCUPower IC VCC, USB PORT POWER(S3 control)
3. +5VAudio, FAN, Touch pad, SATA HDD, ODD, CRT
4. +3V_S5MCP77M, New Card, LAN Power
5. +3VPCUKBC WPCE755C,SPI ROM, LED, LID Switch, Fingerprint Module
6. +3VSUSBluetooth, Mini Card, MDC
7. +3VCPU Thermal Sense, MCP77M, System Memory, LCD Panel, PC Camera, Mini card, New Card, Audio, Codec, Card Reader, KBC WPCE775C, LED
8. +2.5VCPU VDDA
9. +3V_LANLAN Power(BCM5764M)
10. +1.2V_LANLAN Power(BCM5764M)
11. +2.5V_LANLAN Power(BCM5787M)
12. +1.5VMini Card, New Card
13. +1.8VSUSCPU VDD I/O, System Memory
14. SMDDR_VTEMCPU Memory Interface , SYSTEM DDR DIMM Memory Termination
15. +1.8VMCP77M LCD Interface
16. +1.1V_NBMCP77M (HT Interface, PCI-E Interface, I/O Power, SATA Interface)
17. +NB_COREMCP77M Core Power
18. +1.2V_HTCPU HT Power
19. CPU_CORE0 CPU Power
20. CPU_CORE1 CPU Power
21. CPU_VDDNB_RUNCPU NB Power
22.

PROJECT : Z05
Quanta Computer Inc.
Power Tree
Monday, February 25, 2008