



ZQ1 BLOCK DIAGRAM




Note:
HM55 does not support USB 6 & 7
HM55 does not support SATA 2 & 3


CLK Gen(CLK)




CPU_CLK select(CLK)



SMBus(CLK)






CLK Enable(CLK)



Quanta Computer Inc.
PROJECT : ZQ1


Size	Document Number	Rev
	Clock Generator	1A
Date:	Friday, January 22, 2010	Sheet 3 of 48

AUBURNDALE/CLARKSFIELD PROCESSOR (DMI, PEG, FDI)




	STD
FOX	D6G*9000024
LTS	D6G*9000022
SUY	
MLX	
Standard: rpg989-aca-zif-069-k01-socket	
Reverse: PZ98927-364R-01F-SOCKET	


Thermaltrip protect(CPU)




VTT PWR_Good(CPU)



Processor pull-up(CPU)



JTAG MAPPING(CPU)







Quanta Computer Inc.
PROJECT : ZQ1

Size Document Number
AUBURNDAL 1/4


Date: Friday, January 22, 2010 Sheet 4 of 48 Rev 1A



Arrandale_3(CPU)




AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



Note:
For Validating IMVP VR R6451 should be STUFF
and R2N1 NO_STUFF

```
HFM_VID : Max 1.4V
LFM_VID : Min 0.65V
```

 Quanta Computer Inc. PROJECT : ZQ1	
Size	Document Number AUBURND 3/4 (PWR)
Date:	Friday, January 22, 2010 Sheet 6 of 48 Rev 1A




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

CFG[1:0] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG

Use RVS type






The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.(ES1 only)





Quanta Computer Inc.
PROJECT : ZQ1

Size Document Number
AUBURND4/4
Date: Friday, January 22, 2010 Sheet 7 of 48 Rev 1A


Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.




Pin Name	Strap description	Sampled	Configuration	ZQ1 note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V 												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC 												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] 
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V 												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V 												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	+3V 												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V 												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_SS 												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_SS 												

PCH3(CLG)


IBEX PEAK-M (PCI,USB,NVRAM)




IBEX PEAK-M (PCI-E, SMBUS, CLK)




PLTRST#(CLG)




PCI/USBOC# Pull-up(CLG)



CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)



Quanta Computer Inc. PROJECT : ZQ1

Size	Document Number	Rev
	IBEX PEAK-M 3/6	1A
Date: Friday, January 22, 2010	Sheet	16 of 48


IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)



PCH5 (CLG)

VCCCORE(+1.05V) = 1.432A(80mils)




IBEX PEAK-M (POWER)





Quanta Computer Inc.
PROJECT : Z01

Size	Document Number IBEX PEAK-M 5/6	Rev 1A
Date:	Friday, January 22, 2010	Sheet 12 of 48



IBEX PEAK-M (GND)



DDR_STD(DDR)



Place these Caps near So-Dimm0.



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 4H type:DDR-C-2013289-204p		





M1:PWR SMDRR_VREF
M1+:voltage divider(Default)
M3:CPU VREF_DQ_DIMM0



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	DDRIII SO-DIMM-0	1A
Date:	Friday, January 22, 2010	Sheet 14 of 48

DDR_STD(DDR)



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		

M1:PWR SMDRR_VREF

M1+:voltage divider(Default)

M3:CPU VREF_DQ_DIMM0

Quanta Computer Inc.

PROJECT : ZQ1

Size

Document Number

Rev



DDRIII SO-DIMM-1

1A


Date: Friday, January 22, 2010

Sheet 15 of 48

CPU XDP Connector(CPU)



S3 leakage solution(CLG)



GPU_1(VGA)

(4) PEG_TXP[0..15] PEG_TXP[0..15]
 (4) PEG_TXN[0..15] PEG_TXN[0..15]
 (4) PEG_RXP[0..15] PEG_RXP[0..15]
 (4) PEG_RXN[0..15] PEG_RXN[0..15]

0518 SWAP PCIE for VGA side

(4) PEG_TXP15	PEG_TXP15	AA38	PCIE_RX0P
(4) PEG_TXN15	PEG_TXN15	Y37	PCIE_RX0N
(4) PEG_TXP14	PEG_TXP14	Y35	PCIE_RX1P
(4) PEG_TXN14	PEG_TXN14	W36	PCIE_RX1N
(4) PEG_TXP13	PEG_TXP13	W38	PCIE_RX2P
(4) PEG_TXN13	PEG_TXN13	V37	PCIE_RX2N
(4) PEG_TXP12	PEG_TXP12	V35	PCIE_RX3P
(4) PEG_TXN12	PEG_TXN12	U36	PCIE_RX3N
(4) PEG_TXP11	PEG_TXP11	U38	PCIE_RX4P
(4) PEG_TXN11	PEG_TXN11	T37	PCIE_RX4N
(4) PEG_TXP10	PEG_TXP10	T35	PCIE_RX5P
(4) PEG_TXN10	PEG_TXN10	R36	PCIE_RX5N
(4) PEG_TXP9	PEG_TXP9	R38	PCIE_RX6P
(4) PEG_TXN9	PEG_TXN9	P37	PCIE_RX6N
(4) PEG_TXP8	PEG_TXP8	P35	PCIE_RX7P
(4) PEG_TXN8	PEG_TXN8	N36	PCIE_RX7N
(4) PEG_TXP7	PEG_TXP7	N38	PCIE_RX8P
(4) PEG_TXN7	PEG_TXN7	M37	PCIE_RX8N
(4) PEG_TXP6	PEG_TXP6	M35	PCIE_RX9P
(4) PEG_TXN6	PEG_TXN6	L36	PCIE_RX9N
(4) PEG_TXP5	PEG_TXP5	L38	PCIE_RX10P
(4) PEG_TXN5	PEG_TXN5	K37	PCIE_RX10N
(4) PEG_TXP4	PEG_TXP4	K35	PCIE_RX11P
(4) PEG_TXN4	PEG_TXN4	J36	PCIE_RX11N
(4) PEG_TXP3	PEG_TXP3	J38	PCIE_RX12P
(4) PEG_TXN3	PEG_TXN3	H37	PCIE_RX12N
(4) PEG_TXP2	PEG_TXP2	H35	PCIE_RX13P
(4) PEG_TXN2	PEG_TXN2	G36	PCIE_RX13N
(4) PEG_TXP1	PEG_TXP1	G38	PCIE_RX14P
(4) PEG_TXN1	PEG_TXN1	F37	PCIE_RX14N
(4) PEG_TXP0	PEG_TXP0	F35	PCIE_RX15P
(4) PEG_TXN0	PEG_TXN0	E37	PCIE_RX15N

(10) CLK_PCIE_VGA AB35
 (10) CLK_PCIE_VGA# AA36

For Broadway, Madison and Park
 the PWRGOOD ball must be connected to ground

R61 SW@10K 4

(11) GPU_RST# AA30

U23A

CLOCK

PCIE_REFCLKP
 PCIE_REFCLKN

NC#1
 NC#2
 PWRGOOD

PERSTB

SW@Madison/Park_M2

PCI
 EXPRESS
 INTERFACE

CALIBRATION

PCIE_CALRP
 PCIE_CALRNN

0518 SWAP PCIE for VGA side

PCIE_TX0P	Y33	CPEG_RXP15	C150	SW@0.1u/10V 4	PEG_RXP15 (4)
PCIE_TX0N	Y32	CPEG_RXN15	C160	SW@0.1u/10V 4	PEG_RXN15 (4)
PCIE_TX1P	W33	CPEG_RXP14	C139	SW@0.1u/10V 4	PEG_RXP14 (4)
PCIE_TX1N	W32	CPEG_RXN14	C148	SW@0.1u/10V 4	PEG_RXN14 (4)
PCIE_TX2P	U33	CPEG_RXP13	C127	SW@0.1u/10V 4	PEG_RXP13 (4)
PCIE_TX2N	U32	CPEG_RXN13	C137	SW@0.1u/10V 4	PEG_RXN13 (4)
PCIE_TX3P	U30	CPEG_RXP12	C125	SW@0.1u/10V 4	PEG_RXP12 (4)
PCIE_TX3N	U29	CPEG_RXN12	C120	SW@0.1u/10V 4	PEG_RXN12 (4)
PCIE_TX4P	T33	CPEG_RXP11	C118	SW@0.1u/10V 4	PEG_RXP11 (4)
PCIE_TX4N	T32	CPEG_RXN11	C110	SW@0.1u/10V 4	PEG_RXN11 (4)
PCIE_TX5P	T30	CPEG_RXP10	C107	SW@0.1u/10V 4	PEG_RXP10 (4)
PCIE_TX5N	T29	CPEG_RXN10	C103	SW@0.1u/10V 4	PEG_RXN10 (4)
PCIE_TX6P	P33	CPEG_RXP9	C101	SW@0.1u/10V 4	PEG_RXP9 (4)
PCIE_TX6N	P32	CPEG_RXN9	C91	SW@0.1u/10V 4	PEG_RXN9 (4)
PCIE_TX7P	P30	CPEG_RXP8	C89	SW@0.1u/10V 4	PEG_RXP8 (4)
PCIE_TX7N	P29	CPEG_RXN8	C83	SW@0.1u/10V 4	PEG_RXN8 (4)
PCIE_TX8P	N33	CPEG_RXP7	C73	SW@0.1u/10V 4	PEG_RXP7 (4)
PCIE_TX8N	N32	CPEG_RXN7	C70	SW@0.1u/10V 4	PEG_RXN7 (4)
PCIE_TX9P	N30	CPEG_RXP6	C68	SW@0.1u/10V 4	PEG_RXP6 (4)
PCIE_TX9N	N29	CPEG_RXN6	C60	SW@0.1u/10V 4	PEG_RXN6 (4)
PCIE_TX10P	L33	CPEG_RXP5	C57	SW@0.1u/10V 4	PEG_RXP5 (4)
PCIE_TX10N	L32	CPEG_RXN5	C54	SW@0.1u/10V 4	PEG_RXN5 (4)
PCIE_TX11P	L30	CPEG_RXP4	C48	SW@0.1u/10V 4	PEG_RXP4 (4)
PCIE_TX11N	L29	CPEG_RXN4	C43	SW@0.1u/10V 4	PEG_RXN4 (4)
PCIE_TX12P	K33	CPEG_RXP3	C37	SW@0.1u/10V 4	PEG_RXP3 (4)
PCIE_TX12N	K32	CPEG_RXN3	C41	SW@0.1u/10V 4	PEG_RXN3 (4)
PCIE_TX13P	J33	CPEG_RXP2	C31	SW@0.1u/10V 4	PEG_RXP2 (4)
PCIE_TX13N	J32	CPEG_RXN2	C34	SW@0.1u/10V 4	PEG_RXN2 (4)
PCIE_TX14P	K30	CPEG_RXP1	C25	SW@0.1u/10V 4	PEG_RXP1 (4)
PCIE_TX14N	K29	CPEG_RXN1	C24	SW@0.1u/10V 4	PEG_RXN1 (4)
PCIE_TX15P	H33	CPEG_RXP0	C29	SW@0.1u/10V 4	PEG_RXP0 (4)
PCIE_TX15N	H32	CPEG_RXN0	C27	SW@0.1u/10V 4	PEG_RXN0 (4)

Y30 R45 SW@1.27K/F 4
 Y29 R40 SW@2K/F 4 +1.0V

For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

Madison	AJ007720T02
Park	AJ077400T08



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	Madison/Park M2-PCIE I/F	1A
Date:	Friday, January 22, 2010	Sheet 17 of 48

GPU Power-on sequence

1.8V GPIO

NC on Park

NC on Park

Channel D N.C for Park-M2

SW@Madison/Park_M2

ramp remove short pad

DAC2 will be NC on future ASIC


HDMI

DDC AUX4 NC for Park_M2


LVDS

CRT

DDC AUX7 NC for Park_M2



GPU_4(VGA)



PowerXpress control signal for Madsion and Park only
If not used, can be disconnected.

PX_EN = LOW, turn on
PX_EN = HIGH, turn off


PX_EN is used to turn ON/OFF some
regulators for PowerXpress mode. An
output high '3.3V' will turn the regulators
OFF. An output low '0V' will turn the
regulators ON. PX_EN outputs low (0V)
by default.

If this signal is unused, it can be NC (not
connected) or connected to ground.


Pin AL21 to Ground for Broadway

 1. *What is the main purpose of the text?*

GPU_5(VGA)



PIN STRAPS(VGA)



ROM Table		
Manufacturer	Part Number	Code
Numonyx ST Microelectronics	M25P05A	100
	M25P10A	101
	M25P20	101
	M25P40	101
	M25P80	101
Chingis PMC	Pm25LV512A	100
	Pm25LV010A	101


ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	1	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	101	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM(VGA)





DDR3 Memory Aperture size(GPU)

DDR3 Memory Aperture size						
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			512Mb	1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1Gb	1	0	0
			2Gb	1	0	1
Samsung			512Mb			
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1Gb	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2Gb	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	1Gb	0	1	0

Thermal Sensor(VGA)


Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

Park, M92M Use Channel B Memory Interface Only




TOP Left

BOT Left




BOT Right


TOP Right




MEM_A0 CLK




Group-A0 decoupling CAP




Group-A1 VREF



Group-A1 decoupling CAP



MEM_A1 CLK



CHANNEL B: 512MB DDR3 (16*64M*4pcs)

QSA[7..0]

QSA# [7..0]

U3

U2

U4

U5

Group-B0 VREF

Group-B1 VREF

MEM_B0 CLK

Group-B0 decoupling CAP

Group-B1 decoupling CAP

MEM_B1 CLK

Quanta Computer Inc.

PROJECT : ZQ1

MEMORY 2 channel B




Size Document Number

Date: Friday, January 22, 2010



Sheet 24 of 48

Rev 1A


CRT(CRT)




LVDS(LDS)




LCD Power(LDS)




CCD&DMIC Conn.(CCD)



CAMERA Module(CCD)



Backlight Control(LDS)




TI	AL3DV421V00
Pericom	AL000412W00


dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS

INT LVDS DIGON	RN5	1	2	IV@0 4P2R	LVDS VDDEN
INT LVDS BLON		4	4		LVDS BLON
INT TXCLKOUT*	RN1	3	4	IV@0 4P2R	TXCLKOUT*
INT TXCLKOUT+		1	2		TXCLKOUT+
INT TXLOUT0*	RN4	3	4	IV@0 4P2R	TXLOUT0*
INT TXLOUT0+		1	2		TXLOUT0+
INT TXLOUT1*	RN3	3	4	IV@0 4P2R	TXLOUT1*
INT TXLOUT1+		1	2		TXLOUT1+
INT TXLOUT2*	RN2	3	4	IV@0 4P2R	TXLOUT2*
INT TXLOUT2+		1	2		TXLOUT2+


Giga-LAN AR8151(LAN)




RJ45(LAN)




TRANSFORMER(LAN)




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA



+3G_VDD **H=7.0mm**




SIM CARD FFC connector(RFM)




 Quanta Computer Inc. PROJECT : ZQ1		Rev 1A
Size	Document Number	
SATA-HDD/ODD/HOLE		
Date:	Friday, January 22, 2010	Sheet 29 of 48

Cardreader(MMC)


4 IN 1 CARD READER (MMC)




USB PORT(USB)




USB BOARD CONN(USB)




BLUETOOTH CONN(BTM)




TOUCHPAD BOARD CONN(TPD)




TP SWITCH(UIF)




POWER BOARD CONN(UIF)



LED(UIF)



SW BOARD CONNECTOR(UIF)








Quanta Computer Inc.



PROJECT : ZQ1

Size	Document Number	Rev
		1A
POWER BOARD/LED/SW DB		
Date: Friday, January 22, 2010	Sheet	33 of 48


14" K/B(KBC)




EE RETURN-PATH CAPACITORS(EMC)



STITCHING for LPC



CPU FAN(THM)




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	KB/FAN/EE RETURN CAP	1A

Date: Friday, January 22, 2010 Sheet 34 of 48

EC(KBC)




I/O ADDRESS SETTING(KBC)

SHBM=0: Enable shared memory with host BIOS


SHBM — 3G_EN — R465 — 10K_4 — GND

1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU(KBC)




SPI FLASH(KBC)




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


HWPG(KBC)



POWER-ON Switch(KBC)



INTERNAL KEYBOARD STRIP SET(KBC)



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	WPCE775C_ODG & FLASH	1A
Date:	Friday, January 22, 2010	Sheet 35 of 48

OCP: 10A

Spec: 5.9A

OCP: 10A

$L(\text{ripple current}) = (19-5) * 5 / (2.2u * 0.4M * 19) \sim 4.18A$

$I_{ocp} = 10 - (4.18/2) = 7.91A$
 $V_{th} = 7.91A * 14.2m\Omega = 112.322mV$
 $R(I_{lim}) = (112.322mV * 10) / 5uA \sim 220K$

OCP : 8A


5.3A

OCP: 8A

$L(\text{ripple current}) = (19-3.3) * 3.3 / (2.2u * 0.5M * 19) \sim 2.48A$

$I_{ocp} = 8 - (2.48/2) = 6.67A$
 $V_{th} = 6.67A * 15m\Omega = 94.714mV$
 $R(I_{lim}) = (94.714mV * 10) / 5uA \sim 191K$

Quanta Computer Inc.
PROJECT : ZQ1



5	4	3	2	1
---	---	---	---	---






A01718 R_{ds(on)}=3~4.3mΩ
L(ripple current)
=(19-1.05)*1.05/(1μ*272k*19)
~3.64A


4.3m*18=RILIM*20uA
RILIM=3.87K --- 3.92K

4.3m*18=RILIM*20uA
RILIM=3.87K --- 3.92K

4.3m*18=RILIM*20uA
RILIM=3.87K --- 3.92K









AMD Madison VID Table		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
1	1	0.9V


PR9 = 44.2K
 PR14 = 49.9K
 PR1 = 470K
 PR19 = 220K

AMD Park VID Table		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V

PR9 = 39.2K CS33922FB15
 PR14 = 49.9K CS43322FB15
 PR1 = 332K CS41302FB00
 PR19 = 130K









1.76A

Spec: 1.32A
Rating: 6A



2A

Spec: 1.5A
Rating: 6A



1.9A

Spec: 1.43A
Rating: 7A

