

Compal Confidential

Model Name : Q5LJ1(MA51-HX)

File Name : LA-8203P

BOM P/N:43

Compal Confidential

Q5LJ1 M/B Schematics Document

Intel Ivy Bridge ULV Processor + Panther Point PCH
Nvidia N13P-GS

2012-05-08

REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAISON SYSTEMS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019J1	C
				Date: Thursday, June 14, 2012	Sheet 1 of 56

Fan Control
page 38

Nvidia
N13P GS
with GDDR5
page 22~28

HDMI Conn.
page 29

eDP Conn.
page 28

Intel
Sandy/Ivy Bridge
ULV Processor
BGA1023
page 4~10

Memory BUS(DDRIII)
Dual Channel

204pin DDRIII-SO-DIMM X1
BANK 0, 1, 2, 3
page 11, 12
DDRIII-ON BOARD 2G 1Rx16

USB 3.0
conn x2
USB port 0,1
page 34

USB 2.0
conn x1
USB port 9
page 34

MINI Card
BT
USB port 8
page 36

CMOS
Camera
USB port 10
page 28

FDI x8
CLK=100MHz
2.7GT/s

DMI x4
CLK=100MHz
2.5GB/s x4

USBx14

3.3V 48MHz

HD Audio
3.3V 24MHz

SPI

HDA Codec
ALC271X-VB6
page 38

LPC

TPM
page 39

SPI ROM x2
page 13

Int. Speaker
page 37

Combo Jack
page 37

PCI-Express x 8 (PCIe2.0 5GT/s)
CLK=100MHz

port 1
LAN(GbE)
Boardcom
57780
page 34

port 2
MINI Card
WLAN
page 36

port 3
Card reader
page 35

GEN3
port 1
mSATA
MINI Card
USB port 12
page 33

GEN3
port 0
SATA HDD
Conn.
page 30

GEN2
port 2
SATA CDROM
Conn.
page 30

Intel
Panther Point-M
PCH
989pin BGA
page 13~21

LPC BUS
CLK=33MHz

ENE
KB9012/KB930
page 35

Touch Pad
page 36

Int.KBD
page 36

EC ROM x1
(KB930)
page 36

RTC CKT.
page 13

Power On/Off CKT.
page 36

DC/DC Interface CKT.
page 39, 40

Power Circuit DC/DC
page 41~53

LS-8201P
PWR/B
page 36

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019J1	Rev C
				Date: Thursday, June 14, 2012	Sheet 2 of 56	

Voltage Rails		AC	AC	AC	AC	DC	DC	DC
Power Plane	Description	S0	S3	S4	S5	DS3	DS4	DS5
+RTCVCC	RTC power	ON	ON	ON	ON	ON	ON	ON
VIN	Adapter power supply (19V)	N/A	ON	ON	ON	OFF	OFF	OFF
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A	N/A	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON	ON	ON	ON	ON
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	OFF	OFF	OFF	OFF	OFF
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF	OFF	OFF
+VGF_X_CORE	Core voltage for UMA graphic	ON	OFF	OFF	OFF	OFF	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON	ON	ON	ON	ON
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH	ON	ON	ON	OFF	OFF	OFF	OFF
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF	OFF	OFF	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON	ON	ON	ON	ON
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH	ON	ON	ON	OFF	OFF	OFF	OFF
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF	OFF	OFF	OFF	OFF
+VCCSA	+VCCSA POWER RAIL TO CPU	ON	OFF	OFF	OFF	OFF	OFF	OFF
+1.8VS	+3VALW to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF	OFF	OFF	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF	OFF	ON	OFF	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF	OFF	OFF	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF	OFF	OFF	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF	OFF	OFF	OFF	OFF
+3V_LAN	LAN CHIP POWER RAIL	ON	ON	ON	ON	OFF	OFF	OFF
+3VS_WLAN	WLAN MODULE POWER RAIL	ON	OFF*	OFF*	OFF	OFF	OFF	OFF
+USB3_VCCA	USB SLEEP CHARGER & PORT0 POWER POWER RAIL	ON*	ON	ON	ON	ON*	ON*	ON*
+USB3_VCCB/C	USB PORT1/9 POWER POWER RAIL	ON	ON	OFF	OFF	OFF	OFF	OFF
+3VSDGPU	+3VS to +3VSDGPU power rail	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+1.5VSDGPU	+1.5V to +1.5VSDGPU switched power rail for GPU	ON**	OFF	OFF	OFF	OFF	OFF	OFF
+1.05VSDGPU	+1.05VSDGPU switched power rail for GPU	ON**	OFF	OFF	OFF	OFF	OFF	OFF
Note : ON* WILL DEPEND ON BATTERY CAPACITY TO TURN ON OR OFF								
Note : ON** Depend on Optimus ON/OFF.								
Note : OFF* Depend on IOAC SPEC support or not.								

EC SM Bus1 address		EC SM Bus2 address	
Device	Address	Device	Address
Smart Battery	0001_011X b	On Board Thermal Sensor	1001_101xb

PCH SM Bus address	
Device	Address
ChannelA	DIMM0 A0 1010 000X
ChannelB	DIMM0 A4 1010 010X

CPU BOM Config					
I32367@	I3-2367M	HR	1.4G	SA000051H60 (S IC AV8062701047904 SR0CV J1 1.4G ABO I)	
I32377@	I3-2377M	HR	1.5G	SA00005MX10 (S IC AV8062701048004 QAXQ J1 1.5G BGA)	
I52467@	I5-2467M	HR	1.6G	SA00004X010 (S IC AV8062701047504 SR0D6 J1 1.6G ABO I)	
I33217@	I3-3217U	CR	1.8G	SA00005L5C0(S IC AV8063801058401 SR0N9 L1 1.8G BGA 1023 ABO I)	
I53317@	I5-3317U	CR	1.7G	SA00005K6B0(S IC AV8063801058002 SR0N8 L1 1.7G ABO I)	
I73517@	I7-3517U	CR	1.9G	SA00005K5B0(S IC AV8063801057605 SR0N6 L1 1.9G BGA 1023 ABO I)	

GPU BOM Config + GPIO			
N13P-GS-A2	R3	SA0000518A0 (S IC N13P-GS-A2 FCBGA 908P GPU ABO I)	

VRAM BOM Config					
X76364BOL03:	1G HYN	GDDR5	64*32	2G	SA00004GD30(S IC D5 64M32/2.5G H5GQ2H24MFR-T2C ABO I) HYNMFR@/
X76364BOL04:	1G HYN	GDDR5	64*32	2G	SA00004GD50(S IC D5 64M32/2.5G H5GQ2H24AFR-T2C ABO I) HYNAFR@/
RAM BOM Config					
X76364BOL11:	2GB*4 HYNIX	HYNIX	2GB	1333	SA00005FV10(S IC D3 256MX16/1333 H5TC4G63MFR-H9A FBGA 96P ABO I)RAM@//HYNIX@/
X76364BOL12:	2GB*4 ELPDIA	ELPDIA	2GB	1333	SA000059110(S IC D3 256M16 EDJ4216EBBG-DJ-F ABO I)RAM@//ELPIDA@/

BOM Config		
LA8203 UMA :	9012@/UMAO@/DRAM@/	+CPU config
LA8203 Optimus :	9012@/DIS@/DRAM@/VRAM@/	+CPU config

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	
1	
2	0.1
3	0.2
4	1.0
5	
6	
7	

USB Port Table

USB 2.0	Port	3 External USB Port
EHCI1	0	USB Port(Right 2.0),USB Charger
	1	USB Port(Mid 2.0)
	2	
	3	
	4	
	5	
	6	
	7	
EHCI2	8	BT (WLAN)
	9	USB port(Left 2.0)
	10	Camera
	11	Mini Card(MSATA)
	12	
	13	

USB 3.0 Port	
XHCI	1
	2
	3
	4


BTO Option Table		
BTO Item		BOM Structure
Unpop		@
EC 9012		9012@
EC 930		930@
Connector		CONN@
ALC281		281@
UMA Only		UMAO@
OPT		DIS@
HR CPU	I3-2367M	I32367@
HR CPU	I3-2377M	I32377@
HR CPU	I5-2467M	I52467@
CR CPU	I3-3217M	I33217@
CR CPU	I5-3317M	I53317@
CR CPU	I7-3517M	I73517@
GDDR5 HYNIX MFR		HYNMFR@
GDDR5 HYNIX AFR		HYNAFR@
DRAM		RAM@
DRAM HYNIX		HYNIX@
DRAM ELPIDA		ELPIDA@
VRAM X76		VRAM@
DRAM X76		DRAM@


P.56
P.56
P.56



P.56
P.56
P.56

X76364BOL03 P.27
X76364BOL04 P.27
for X76 RAM GPIO P.18
for X76364BOL11: P.56
for X76364BOL12: P.56
MB VRAM X76 P.56
MB DRAM X76 P.56

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019J1	Rev C
				Date: Thursday, June 14, 2012	Sheet 3 of 56










S0
DRAMRST_CNTRL_PCH high ,MOS ON
SM_DRAMRST# HIGH,DDR3 DRAMRST# HIGH
Dimm not reset

S3
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# lo,DDR3 DRAMRST# HIGH
Dimm not reset


S4,S
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# lo,DDR3 DRAMRST# low
Dimm reset

Address 0~13:For 128*16
Address 0~14:For 256*16
Address 0~15:For 512*16


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY OR ANY OF ITS SUBSIDIARIES OR AFFILIATES WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				4019J1	
				Date: Thursday, June 14, 2012	Sheet 6 of 56



CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed




UMA,Optimus eDP啓動
DISO eDP關閉

eDP enable	
CFG4	1: Disable ★ 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	★ 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

INTEL Recommend VCC
4*470uF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at P.51

ULV type
DC 33A

UCPU1F

POWER

8.5A


+CPU_CORE

+1.05VS_VTT

For DDR

INTEL Recommend VCCIO
2*330uF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at P.51

For PEG



Place the PU
resistors close to CPU

Place the PU
resistors close to VR

Should change to connect form
power circuit & layout differential
with VCCIO_SENSE.

Check list 1.5

INTEL Recommend VAXG
2*470uF,6*22uF(0805) and 6*10uF(0603)
11*1U(0402)
PD0.8

+VGFX_CORE

DC 29A

UCPU1G

POWER

DDR3 - 1.5V RAILS

GRAPHICS

QUIET RAILS

1.8V RAIL

SA RAIL

VCCSA VTD Lines

SA DIMM_VREFDQ

SB DIMM_VREFDQ

VDDQ[1]

VDDQ[2]

VDDQ[3]

VDDQ[4]

VDDQ[5]

VDDQ[6]

VDDQ[7]

VDDQ[8]

VDDQ[9]

VDDQ[10]

VDDQ[11]

VDDQ[12]

VDDQ[13]

VDDQ[14]

VDDQ[15]

VDDQ[16]

VDDQ[17]

VDDQ[18]

VDDQ[19]

VDDQ[20]

VDDQ[21]

VDDQ[22]

VDDQ[23]

VDDQ[24]

VDDQ[25]

VDDQ[26]

VDDQ[27]

VDDQ[28]

VDDQ[29]

VDDQ[30]

VDDQ[31]

VDDQ[32]

VDDQ[33]

VDDQ[34]

VDDQ[35]

VDDQ[36]

VDDQ[37]

VDDQ[38]

VDDQ[39]

VDDQ[40]

VDDQ[41]

VDDQ[42]

VDDQ[43]

VDDQ[44]

VDDQ[45]

VDDQ[46]

VDDQ[47]

VDDQ[48]

VDDQ[49]

VDDQ[50]

VDDQ[51]

VDDQ[52]

VDDQ[53]

VDDQ[54]

VDDQ[55]

VDDQ[56]

VDDQ[57]

VDDQ[58]

VDDQ[59]

VDDQ[60]

VDDQ[61]

VDDQ[62]

VDDQ[63]

VDDQ[64]

VDDQ[65]

VDDQ[66]

VDDQ[67]

VDDQ[68]

VDDQ[69]

VDDQ[70]

VDDQ[71]

VDDQ[72]

VDDQ[73]

VDDQ[74]

VDDQ[75]

VDDQ[76]

VDDQ[77]

VDDQ[78]

VDDQ[79]

VDDQ[80]

VDDQ[81]

VDDQ[82]

VDDQ[83]

VDDQ[84]

VDDQ[85]

VDDQ[86]

VDDQ[87]

VDDQ[88]

VDDQ[89]

VDDQ[90]

VDDQ[91]

VDDQ[92]

VDDQ[93]

VDDQ[94]

VDDQ[95]

VDDQ[96]

VDDQ[97]

VDDQ[98]

VDDQ[99]

VDDQ[100]

VDDQ[101]

VDDQ[102]

VDDQ[103]

VDDQ[104]

VDDQ[105]

VDDQ[106]

VDDQ[107]

VDDQ[108]

VDDQ[109]

VDDQ[110]

VDDQ[111]

VDDQ[112]

VDDQ[113]

VDDQ[114]

VDDQ[115]

VDDQ[116]

VDDQ[117]

VDDQ[118]

VDDQ[119]

VDDQ[120]

VDDQ[121]

VDDQ[122]

VDDQ[123]

VDDQ[124]

VDDQ[125]

VDDQ[126]

VDDQ[127]

VDDQ[128]

VDDQ[129]

VDDQ[130]

VDDQ[131]

VDDQ[132]

VDDQ[133]

VDDQ[134]

VDDQ[135]

VDDQ[136]

VDDQ[137]

VDDQ[138]

VDDQ[139]

VDDQ[140]

VDDQ[141]

VDDQ[142]

VDDQ[143]

VDDQ[144]

VDDQ[145]

VDDQ[146]

VDDQ[147]

VDDQ[148]

VDDQ[149]

VDDQ[150]

VDDQ[151]

VDDQ[152]

VDDQ[153]

VDDQ[154]

VDDQ[155]

VDDQ[156]

VDDQ[157]

VDDQ[158]

VDDQ[159]

VDDQ[160]

VDDQ[161]

VDDQ[162]

VDDQ[163]

VDDQ[164]

VDDQ[165]

VDDQ[166]

VDDQ[167]

VDDQ[168]

VDDQ[169]

VDDQ[170]

VDDQ[171]

VDDQ[172]

VDDQ[173]

VDDQ[174]

VDDQ[175]

VDDQ[176]

VDDQ[177]

VDDQ[178]

VDDQ[179]

VDDQ[180]

VDDQ[181]

VDDQ[182]

VDDQ[183]

VDDQ[184]

VDDQ[185]

VDDQ[186]

VDDQ[187]

VDDQ[188]

VDDQ[189]

VDDQ[190]

VDDQ[191]

VDDQ[192]

VDDQ[193]

VDDQ[194]

VDDQ[195]

VDDQ[196]

VDDQ[197]

VDDQ[198]

VDDQ[199]

VDDQ[200]

VDDQ[201]

VDDQ[202]

VDDQ[203]

VDDQ[204]

VDDQ[205]

VDDQ[206]

VDDQ[207]

VDDQ[208]

VDDQ[209]

VDDQ[210]

VDDQ[211]

VDDQ[212]

VDDQ[213]

VDDQ[214]

VDDQ[215]

VDDQ[216]

VDDQ[217]

VDDQ[218]

VDDQ[219]

VDDQ[220]

VDDQ[221]

VDDQ[222]

VDDQ[223]

VDDQ[224]

VDDQ[225]

VDDQ[226]

VDDQ[227]

VDDQ[228]

VDDQ[229]

VDDQ[230]

VDDQ[231]

VDDQ[232]

VDDQ[233]

VDDQ[234]

VDDQ[235]

VDDQ[236]

VDDQ[237]

VDDQ[238]

VDDQ[239]

VDDQ[240]

VDDQ[241]

VDDQ[242]

VDDQ[243]

VDDQ[244]

VDDQ[245]

VDDQ[246]

VDDQ[247]

VDDQ[248]

VDDQ[249]

VDDQ[250]

VDDQ[251]

VDDQ[252]

VDDQ[253]

VDDQ[254]

VDDQ[255]

VDDQ[256]

VDDQ[257]

VDDQ[258]

VDDQ[259]

VDDQ[260]

VDDQ[261]

VDDQ[262]

VDDQ[263]

VDDQ[264]

VDDQ[265]

VDDQ[266]

VDDQ[267]

VDDQ[268]

VDDQ[269]

VDDQ[270]

VDDQ[271]

VDDQ[272]

VDDQ[273]

VDDQ[274]

VDDQ[275]

VDDQ[276]

VDDQ[277]

VDDQ[278]

VDDQ[279]

VDDQ[280]

VDDQ[281]

VDDQ[282]

VDDQ[283]

VDDQ[284]

VDDQ[285]

VDDQ[286]


VDDQ[287]

VDDQ[288]

VDDQ[289]

VDDQ[290]



VDDQ[291]






DIMM_1 Reverse H:5.2mm

Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC MB A8203	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RACAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				Customer	
				Date	14019J1
Thursday, June 14, 2012		Sheet	11	of	56



INTVRMEN
* H : Integrated VRM enable
L : Integrated VRM disable
(INTVRMEN should always be pull high.)











HIGH= Enable (No Reboot)Disable TCO timer system reboot feature
* **LOW= Disable (Default internal PD)**




HDA_SDO
ME debug mode, this signal has a weak internal PD
* **Low = Disabled (Default)**
High = Enabled (Flash Descriptor Security Override)




This signal has a weak internal pull-down
On Die PLL VR Select is supplied by
* **1.5V when sampled high**
1.8V when sampled low
Needs to be pulled High for Huron River platform








Switchable Graphic (MUX)	
Switchable	GPIO21
* Non SG	1















Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1






not support Deep S4,S5
can be left unconnected.
Check list1.5 P.81

not support AMT APWROK can mux
with PWROK (check list1.5 P.47)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number				Rev	C
4019J1				Date	Thursday, June 14, 2012
Sheet				15	of 56









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019J1	Rev C
				Date:	Thursday, June 14, 2012	Sheet 16 of 56





CR Check list 1.5 only use for GPIO
No use PH +3VS



CR Check list 1.5 only use for GPIO
無須PH(Internal PH),如做GPIO PH +3VS






CR Check list 1.5 only use for GPIO
無須PH(Internal PH),如做GPIO PH +3VS


















NV DG PLL_VDD
0.1Ux1
22Ux1 33ohm(ESR0.05)x1

NV DG SP_PLLVDD,VID_PLLVDD
0.1Ux2 Under GPU
4.7Ux1,22Ux1
180ohm(ESR0.2)x1


VGA Chipset	Default Voltage	VID0	VID1	VID2	VID3	VID4	VID5	VID6
N13P-GS 29*29	TBD							
N13P 6V 29*29	0.9V	0	0	0	0	1	1	0
N13M-GS 29*29								




GPIO	I/O	USAGE
GPIO0	O	GPU_VID4
GPIO1	O	GPU_VID3
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BLEN
GPIO5	O	GPU_VID1
GPIO6	O	GPU_VID2
GPIO7	O	3D Vision
GPIO8	I/O	OVERT
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	MEM_VDD_CTL(PES) GPU_VID0(Real N13P)
GPIO12	I	PWR_LEVEL
GPIO13	O	THERM_LOAD_STEP_DOWN
GPIO14	I	HPD_AB
GPIO15	I	HPD_C
GPIO16	O	THERM_LOAD_STEP_UP
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F
GPIO20		Reserved
GPIO21		Reserved
GPIO22	I/O	SLI_RASTER_SYNC
GPIO23	O	SLI_SWAPRDY
GPIO24		



VRAM Interface





	U14E	Part 5 of 7
	FBVDDQ_0	
	FBVDDQ_1	
	FBVDDQ_2	
	FBVDDQ_3	
	FBVDDQ_4	
	FBVDDQ_5	
	FBVDDQ_6	
	FBVDDQ_7	
	FBVDDQ_8	
	FBVDDQ_9	
	FBVDDQ_10	
	FBVDDQ_11	
	FBVDDQ_12	
	FBVDDQ_13	
	FBVDDQ_14	
	FBVDDQ_15	
	FBVDDQ_16	
	FBVDDQ_17	
	FBVDDQ_18	
	FBVDDQ_19	
	FBVDDQ_20	
	FBVDDQ_21	
	FBVDDQ_22	
	FBVDDQ_23	
	FBVDDQ_24	
	FBVDDQ_25	
	FBVDDQ_26	
	FBVDDQ_27	
	FBVDDQ_28	
	FBVDDQ_29	
	FBVDDQ_30	
	FBVDDQ_31	
	FBVDDQ_32	
	FBVDDQ_33	
	FBVDDQ_34	
	FBVDDQ_35	
	FBVDDQ_36	
	FBVDDQ_37	
	FBVDDQ_38	
	FBVDDQ_39	
	FBVDDQ_40	
	FBVDDQ_41	
	FBVDDQ_42	
	FBVDDQ_43	
	FB_VDDQ_SENSE	
2	FB_GND_SENSE	
	FB_CAL_PD_VDDQ	
	FB_CAL_PD_GND	
1	FB_CAL_TERM_GND	
DS0	NI93-GL-A1	FCBG4008

2700 mA
total 2700mA
Design guide page.68



370mA

150mA

120mA


NV DG VDD33/3VSMISC
0.1Ux4 Under GPU 1Per pin
1Ux1,4.7Ux1 Near GPU

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPALACE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	4019J1	
				Customer	Rev C	
Date:	Thursday, June 14, 2012			Sheet	25	of 56




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev C
Date:	Thursday, June 14, 2012	Sheet	26	of	56

Memory Partition A - 64 bits




建線線路
0.1ux6,1ux4,10ux1 FBVDDQ
1ux4,10ux1 FBVDD
for 2pcs VRAM
目前
0.1ux8+1ux8+4.7ux3(@)+10ux2

VRAM BOM Config
X76364BOL01: 1G HYN 128*16 2.5G SA00004GD30 (S IC D5 64M32/2.5G H5GQ2H24MFR-T2C ABOI)



Memory Partition C - 64 bits





建議線路
0.1ux6,1ux4,10ux1 FBVDDQ
1ux4,10ux1 FBVDD
for 2pcs VRAM





目前
0.1ux8+1ux8+4.7ux3(@)+10ux2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev C
				Customer	4019J1	
Date:	Thursday, June 14, 2012	Sheet	28	of	56	







LCD POWER CIRCUIT



LCD/LED PANEL Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				Customer	
				Date: Thursday, June 14, 2012	Sheet 29 of 56




Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2011/06/24		Deciphered Date		2012/07/12		Title		SCHEMATIC MB A8203		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number			Rev		
						Custom	4019J1			C		
						Date:	Thursday, June 14, 2012		Sheet	30	of	56


SATA HDD1 Conn.



SATA ODD Conn.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A8203
Date: Thursday, June 14, 2012				Sheet 31 of 56




BOTH HAND: S X'FORM_GST5009-D LF LAN, SP050006B00 40mil
TIMAG: S X'FORM_IH-160 LAN, SP050006F00

Card Reader


RTS5209-GR_LQFP48_7X7




Pin No.	Name
1	DAT2
2	DAT3
3	CMD
4	VSS
5	VDD
6	CLK
7	VSS
8	DAT0
9	DAT1
10	WP Pin (Normal close)
11	CD Pin (Normal close)






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019J1	Rev C
Date:	Thursday, June 14, 2012	Sheet	33	of	56	




Place near Q47.3






For Wireless LAN





Mini Card Power Rating




Need Check



For mSATA



Need Check





MSATA pin define

1	Reserved	2	+3.3V
3	Reserved	4	GND
5	Reserved	6	+1.5V
7	Reserved	8	Reserved
9	GND	10	Reserved
11	Reserved	12	Reserved
13	Reserved	14	Reserved
15	GND	16	Reserved
17	Reserved	18	GND
19	Reserved	20	Reserved
21	GND	22	Reserved
23	SATA_RX_P	24	+3.3V
25	SATA_RX_N	26	GND
27	GND	28	+1.5V
29	GND	30	SMB_CLK
31	SATA_TX_N	32	SMB_DATA
33	SATA_TX_P	34	GND
35	GND	36	Reserved
37	GND	38	Reserved
39	+3.3V	40	GND
41	+3.3V	42	Reserved
43	Device Type	44	Reserved
45	Vender define	46	Reserved
47	Vender define	48	+1.5V
49	DAS	50	GND
51	Detect	52	+3.3V





MSATA SATA3.0 Repeater

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title SCHEMATIC MB A8203		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev C
				Customer	4019J1	
				Date	Thursday, June 14, 2012	














Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/24		Deciphered Date	
				2012/07/12	
Title		SCHEMATIC MB A8203		Document Number	
				4019J1	
Date		Thursday, June 14, 2012		Sheet	
				37 of 56	




HD Audio Codec




FAN1 Conn





WLAN+MSATA Stand off



CPU,VGA support plate




locate MB




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/06/24	Deciphered Date	2012/07/12		Title
					SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
		Document Number			Rev	
		Custom 4019J1			C	
Date:		Thursday, June 14, 2012		Sheet	39	of 56


+5VALW TO +5VS









+3VALW TO +3VALW(PCH AUX Power) Short J5 for PCH VCCSUS3.3




+3VALW TO +3VS




+1.5V to +1.5VS





+1.5VSDGPUH to +1.5VSDGPU for GPU








+1.05VS_VTT to +1.05VSDGPU for GPU



+3VS to +3VSDGPU for GPU






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev	
				Cust 4019J1	C	
				Date: Thursday, June 14, 2012	Sheet 41 of 56	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A8203
4019J1				Rev C
Date: Thursday, June 14, 2012				Sheet 42 of 56


PJP3 has not link yet



PH1 under CPU bottom side :
CPU thermal protection at 90 degree C (shutdown)

+3VLP Recovery at 56 degree C


ADP_I >1.28V ,
CPU will throttling



For 65W adapter==>action 70W , Recovery 54W
For 90W adapter==>action 97W , Recovery 75W


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	4019J1
				Date	Thursday, June 14, 2012
				Sheet	43 of 56
				Rev	C

for reverse input protection




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019J1
				Date	Thursday, June 14, 2012
				Sheet	44 of 56
				Rev	C

Note:
Use TPS51125 IC can remove RTC refernece LDO
Use TPS51427 IC must keep RTC refernece LDO



+1.5VP
 $I_{peak} = \max\{0.7 \cdot I_{budget}, 1st + 2nd \text{ max loading}\}$
 $I_{peak} = \max\{20.85 \cdot 0.7, 5 + 8.2\}$
 $I_{peak} = 14.59A$; $1.2I_{peak} = 17.51A$; $I_{max} = 10.21A$
 $1/2\Delta I = 1.535A$ ($F = 300K$ Hz)
 $PR88 = (1.2I_{peak} - 1/2\Delta I) \cdot R_{ds(on)}(max) \cdot 1.2/9\mu A = 10.7K\Omega$
 choose $PR88 = 11K\Omega$ (for safety $> 1.2I_{peak}$)
 $R_{ds(on)} = 4.8m\Omega$ (max) ; $R_{ds(on)} = 3.8m\Omega$ (typical)
 $I_{limit_min} = (11K \cdot 9\mu A) / (4.8m \cdot 1.2) = 17.2A$
 $I_{limit_max} = (11K \cdot 9\mu A) / (3.8m \cdot 1.2) = 21.7A$
 $I_{ocp} = I_{limit} + 1/2\Delta I$; $I = 18.7A - 23.2A$
 $I_{ocp(min)} > 1.2I_{peak}$

OVP=10% 15% 20%




STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off


UMA

+1.5VP
 $I_{peak} = \max\{0.7 \cdot I_{budget}, 1st + 2nd \text{ max loading}\}$
 $I_{peak} = \max\{15.05 \cdot 0.7, 5 + 8.2\}$
 $I_{peak} = 13.2A$; $1.2I_{peak} = 15.84A$; $I_{max} = 9.24A$
 $1/2\Delta I = 1.535A$ ($F = 300K$ Hz)
 $PR88 = (1.2I_{peak} - 1/2\Delta I) \cdot R_{ds(on)}(max) \cdot 1.2/9\mu A = 9.16K\Omega$
 choose $PR88 = 9.53K\Omega$ (for safety $> 1.2I_{peak}$)
 $R_{ds(on)} = 4.8m\Omega$ (max) ; $R_{ds(on)} = 3.8m\Omega$ (typical)
 $I_{limit_min} = (11K \cdot 9\mu A) / (4.8m \cdot 1.2) = 14.9A$
 $I_{limit_max} = (11K \cdot 9\mu A) / (3.8m \cdot 1.2) = 18.8A$
 $I_{ocp} = I_{limit} + 1/2\Delta I$; $I = 16.4A - 20.3A$
 $I_{ocp(min)} > 1.2I_{peak}$




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Document Number	4019J1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Thursday, June 14, 2012
				Sheet	46 of 56

Note: Use VCCSA_SEL to switch High & Low Level for VDD11




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

VGA Chipset	Default Voltage	VID6	VID5	VID4	VID3	VID2	VID1	VID0
N13P GS	0.9V	0	1	1	0	0	0	0



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A8203
Size	Customer	Document Number	Date	Rev
4019J1		4019J1	Thursday, June 14, 2012	C
Sheet		50 of 56		


PWR Rule
CPU LL=2.9m ohm dedign 330uF/9m *4, 22uF *12, 2.2uF*16
GFX LL=3.9m ohm design 330uF/9m *2, 22uF*6, 10uF*6 , 1uF*11
1.05V 330uF*2 10uF*10, 1u*26




ESR=9m ohm

Vaxg

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed




INTEL Recommend
3*330uF(1 in other page),12*22uF, 5 no stuff
from PDDG 1.0



For BOT side


For TOP side



ESR=4.5m ohm
Not approved yet

ESR=9m ohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019J1
				Date	Thursday, June 14, 2012
				Sheet	51 of 56



NV DG NVVDD
N13P-GS GB4-128
4.7Ux15,0.1Ux8(4@) Under GPU
330Ux4 , 47Ux1,22Ux1,4.7Ux5 Near GPU

330u=> ESR=9m ohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SCHEMATIC MB A8203			Rev
		4019J1			C
Date:		Thursday, June 14, 2012		Sheet	52 of 56

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	VGA boot voltage	Vboot Voltage can not allow to boot to 1.1V		VGA	take off the PR212	11/22	EVT2
2	HW sequence	tune the correct sequence		VGA	PR209 set to 100k ohm ,PC107 set to 0.1u	11/22	EVT2
3	HW sequence	tune the correct sequence		1.05	put on the PQ27	11/20	EVT2
4	HW sequence	tune the correct sequence		1.8	put on the PQ28	11/20	EVT2
5	HW sequence	tune the correct sequence		0.75	put on the PR91 680k,Pc325 0.1u, PQ26,PJ16	11/20	EVT2
6	CPU overshoot	in order to follow the intel spec to reduce the overshoot		CPU	change the original 330u X3 to 330u + 560u	11/25	EVT2
7	HW sequence	tune the correct sequence		1.5V	add PJ16 and PQ26	11/22	EVT2
8	Panel demand	change the cap 35V to 50V		LED driver	change pc91 and pc108 to 50V cap	11/28	EVT2
9	ME demand	can see the cap throuth the thermal hole		CPU	take out the pc158 replace by pc159	3/13	PVT
10	acoustic demand	can't pass acoustic acer spec		CPU	add PC158 PC159	3/22	PVT2
11	component Vgs not satisfy	afraid Vgs is too small		charger	change PQ8 material	3/22	PVT2
12	0ohm resister cost down	PPM request cost down			R_SHORT PR49, PR80, PR92, PR124, PR101, PR130, PR207, PR218, PR236, PR243	3/22	PVT2
13							
14							
15							
16							
17							

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev C	Document Number 4019J1
Date: Thursday, June 14, 2012				Sheet	54 of 56

Change R558 to @(0_0402),C618(0.1U_0402) for AD_PID0
ADD R455 PH 4.7K_0402(SD028470180)(DISASSOCIATE#) <- ?K
ADD R454(@) (0_0402) for cost down BT power control
ADD R456 (0_0402)(SD028000080) for IOAC Pin46
POP Q46,R590 for Boardcom WLAN discharge

1/31
ADD R160 (0_0402) for USB_OC1# USB_OC0# colay

2/1
R549.1,R548.1 change from +3VLP to +3VALW_EC
remove stand along BT
remove USB20_N13 USB20_P13

for ESD:
ADD C416 0.1U_0402 ON/OFFBTN#
ADD C420 0.1U_0402 ON/OFF
ADD C421 0.1U_0402 BL_RESET
POP C345 0.01U_0402 PLT_RST#

Y2,X1 main source change from SJ10000DM00 to SJ100004Z00

2/2
ADD C151(@) 330U_D2
change U13 from SA00005AGE0 to SA00005AG00 (QS PCH)

2/6
ADD C91 @ 4.7U_0603 for WLAN Power CAP(SE107475K80)

2/7
for N13P-GS QS,MP strap
change R186 from 35K to 5K (Strap1 PD)

2/10
ADD Q43 (S TR AO3419L 1P SOT23-3) and JBL2 (S H-CONN ACES 50578-0040N-001 4P P1) for back light

2/13
for NV strap P.24
Change R184 from ES2GPU@ to @ (strap 2)
Delete R473 ES2GPU@ 10K_0402_1% (strap4)
Delete R469 HYN2G@ 34.8K_0402_1% (ROM_SCLK)
Add Hynix VRAM SA00004GD50 strap table (ROM_SI PD25K)

for Option Component
Delete PCB 8202@
Delete GPU U14 ES2GPU@ (SA000051800),QS2GPU@ (SA000051800)
Delete VRAM GDDR3@
Delete PCH U13 QSPCH@ (SA00005AG00),ES2PCH@ (SA00004NQB0)
Change VRAM X76 GDDR5@ to VRAM@ and add X76364BOL04

for PCH
Change U13 from SA00005AGE0 to SA00005AG00

for WLAN
Change R328,R455 from 4.7K_0402_5% to 10K_0402_5%
Change R73,R7,R102,R257,R279 from 0_0402_5% to 0 R_SHORT

2/14
for KB back light
Change location JBL2 to JBL1
Add Q26 (2N7002K_SOT23-3) and R318 510K_0402_5%

for GDDR5 GPIO define
Change R43 GDDR3@ to R43 @
Change R68 GDDR5@ to R68 DIS@

For GPU strap
Change R183 QSGPU@ to DIS@ (strap2)
Change R473 QSGPU@ to DIS@ (strap4)
Change R469 4.99K_0402_1% HYN2G@ to HYNMFR@ (ROM_SI)
Add R469 24.9K_0402_1% HYNAFR@ for VRAM Hynix AFR strap

2/15
for WLAN LED
Change EC pin102 net name from VCIN1_PROCHOT_R to IRST_RST# P.38
Add net IRST_RST_R# on U25 pin1 and link R162 0_0402_5% to IRST_RST# P.17
Add R161 0_0402_5% on PLT_RST# P.17
Add net name PLT_RST_R# between R161 and R10 P.17

for LAN
Change net name from PLT_RST# to PLT_RST_BUF# P.34
Add net name PLT_RST_BUF_R# between R149.2 and U62.2

for KB back light
Add net name GPXIOA07_R between Q43.2 and Q26.1
Change R559 18K_0402_5% to 33K_0402_5%

2/15A
L27 change main source from SHI00007400 to SH00000JM00
ADD R163(0_0402_5%) for PLT_RST_LAN#

2/16
R422,R619,R65 change to 0ohm-Rshort
C452 change from 15P to 18P
Chang JBL1 footprint from 抽屨式 SP01000ZW00 to 掀蓋式 SP01000Z300
SW1 change to unpop

02/17
Q45,Q46 2N7002 change to Q54 dual 2N7002
3VSWLAN_R change name to +3VS_WLAN_R trace 20mil

2/18
R34 unpop(SUSWARN# PH 10K)
R26 unpop(PCH_ACIN PH 10K)

2/21
R466 change from 5K to 10K(for device manager 3D device)

Rev1.0
3/14
ADD D21 ESD diode near ODD prevent PCH crack
Q1 Q4 2N7002 combine to Dual 2N7002 Q55
R559 change 33K to 56K_0402_5% SD028560280(for Board ID 4)
R318 change 510K to 100K (BL KB)

3/15
R415 R150,R278,R280,R291,R295,R298 ,R584,R86,R160 change 0_0402_5# ot Rshort_0402
R450,R497 0_0603_5% to Rshort_0603
ADD C552,C556,C558,C580,C581 for ESD
(BATT_AMB_LED#,BATT_BLUE_LED#,PWR_SUSP_LED#,PWR_LED#,+3VALW) Place near JLED1
Q3,Q16,Q17,Q19,Q44 change from SB501380020 to SB501380050 (HF)

3/22
change PCH to MP version to SA00005AGI0

4/5
CR CPU P/N change to MP PN
SA00005L5C0,SA00005K6B0,SA00005K5B0
remove Q50 for PROCHOT# connection issue
4/10
follow ESD suggest remove D28,D13 for cost down

Rev1A 4/10 Fix Q50 PROCHOT# connection issue

5/8
Change SA00005MX10 (S IC AV8062701048004 QAXQ J1 1.5G BGA) to SA00005MX60 (S IC AV8062701048004 SR0CW J1 1.5G ABO)
Rev1A 5/9 Change R559 from 56K to 100K(Board ID update)

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Estimate Number	4019J1	Rev C
				Date:	Thursday, June 14, 2012	Sheet 55 of 56

PCB

ZZZ

LA-8203P MB Rev0: DA80000T600
LA-8203P MB Rev1: DA80000T610
LA-8203P MB with Small Board Rev1: DAZ0O200100

LA-8203P REV1 M/B
DAZ0O200100

CPU

UCPU1

I32367@

S IC AV8062701047904 SR0CV J1 1.4G ABO!
SA000051H60

AV8062701047904 SR0CV J1 1.4G ABO!

UCPU1

I32377@

S IC AV8062701048004 SR0CW J1 1.5G ABO!
SA00005MX60

AV8062701048004 SR0CW J1 1.5G ABO!

UCPU1

I52467@

S IC AV8062701047504 SR0D6 J1 1.6G ABO!
SA00004X010

AV8062701047504 SR0D6 J1 1.6G ABO!

SANDY BRIDGE

UCPU1

I33217@

S IC AV8063801058401 SR0N9 L1 1.8G BGA 1023 ABO !
SA00005L5C0

AV8063801058401 SR0N9 L1 1.8G BGA 1023 ABO !

UCPU1

I53317@

S IC AV8063801058002 SR0N8 L1 1.7G ABO!
SA00005K6B0

AV8063801058002 SR0N8 L1 1.7G ABO!

UCPU1

I73517@

S IC AV8063801057605 SR0N6 L1 1.9G BGA 1023 ABO !
SA00005K5B0

AV8063801057605 SR0N6 L1 1.9G BGA 1023 ABO !

IVY BRIDGE

UCPU1

QBP8@

S IC AV8063801057401 QBP8 K0 1.5G BGA
SA00005AZ00

AV8063801057401 QBP8 K0 1.5G BGA

UCPU1

QBP7@

S IC AV8063801057400 QBP7 K0 1.7G BGA
SA00005B000

AV8063801057400 QBP7 K0 1.7G BGA

EVT2

VRAM

ZZZ

VRAM@

ALT. GROUP PARTS VRAM X4 HYN 1G Q5LJ1
ALT. GROUP PARTS VRAMX4 HYN1G 38NM Q5LJ1
X76364BOL03|X76364BOL04

ALT. GROUP PARTS VRAM X4 HYN 1G Q5LJ1

ZZZ

DRAM@

ALT. GROUP PARTS DRAM X4 ELP 2G Q5LJ1
ALT. GROUP PARTS DRAM X4 HYN 2G Q5LJ1
X76364BOL11|X76364BOL12

ALT. GROUP PARTS DRAM X4 HYN 2G Q5LJ1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	SCHEMATIC MB A8203	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019J1	Rev C
Date: Thursday, June 14, 2012		Sheet 56 of 56				