













BOM MARK
SA@ SATA 要打
PA@ PATA 要打
3@ 36 要打

ZH3



ZH3 ASSY P/N :31ZH3MB0008
ZH3 MB C/S ASSY P/N: 41ZH3CS0001
ZH3 MB S/S ASSY P/N: 51ZH3SS0003



HOST 133/166MHz
PCIE 100MHz
VGA 96MHz
USB 48MHz
REF 14MHz










PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7412	AD25	REQ0# / GNT0#	INT E/F/G#
5788M	AD20	REQ2# / GNT2#	INT G#



USB2.0 (P0~P7)

PCI Bus 33MHz



HT_LINK

A_LINK

X-Bus

533/ 667 MHZ DDR II

PCI-E, 1X





PCI-E, 1X



USB 2.0 * 1(USB5)

SATA0

PATA 100

Azalia









FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock












```
CLKREQA# Controls SRC5,6,7
CLKREQB# Controls SRC2,3,4,ATIG3
CLKREQC# Controls SRC0,1,ATIG0,1,2
```




Athlon 64 S1
Processor Socket


Size	Document Number ATHLON64 HT I/F	Rev D
Date:	Tuesday, June 27, 2006	Sheet 3 of 36

ATHLON Control and Debug







BOTTOMSIDE DECOUPLING




DECOUPLING BETWEEN PROCESSOR AND DIMMS PLACE CLOSE TO PROCESSOR AS POSSIBLE



PROCESSOR POWER AND GROUND







3/6 : ADD 0.1u CAPACITOR TO CROSS POWER PLANE.





TERMINATOR DECOUPLING CAPACITOR


DDR2 TERMINATOR













SB-3

SATA Power



C2A :Remove Y2

SB460 SB 27x27mm

Part 2 of 4




SERIAL ATA

ATA 66/100

SPI ROM

HW MONITOR

SERIAL ATA POWER




SB4600 SB 27x27mm

Part 3 of 4

SERIAL ATA

SERIAL ATA POWER




POWER


POWER

POWER

POWER


POWER






REQUIRED STRAPS

		PCLK_MINI		PCLK_591	
PULL HIGH	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0 PCI_CLK1
	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM L, L = FWH ROM NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4 DEFAULT	DEFAULT



	AUTO_ON#	SB_SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
PULL HIGH	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
	MANUAL PWR ON	SIO 24MHz	XTAL MODE	USB PHY POWERDOWN	PCIE_CM_SET LOW	ENABLE THERMTRIP#
	DEFAULT		NOT SUPPORTED	DISABLE DEFAULT	DEFAULT	DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHz	48MHZ OSC MODE	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#
BIOS ENABLE						AFTER ST

BIOS ENABLE AFTER STARTUP



DEBUG STRAPS


	PDDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

SB-4



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev D
	SB460M STRAPS	
Date:	Tuesday, June 27, 2006	Sheet 15 of 36




Voltage Rail 5788M
VDDIO_PCI +3V
+3V_2.5V_LAN 2.5V
+1.8V_1.2V_LAN 1.2V


LAN BCM5788:
AD20 REQ2#
GNT2# INTG#





B1A: Change from
INTF# to INTG#

BCM/5788
15mm x 15mm
BGA196




LAN PME






WLAN MINI CARD


B1A:These signals of reserve have be used by wireless module of Foxconn B6. These signals impact LPC. I remove signal line in order to solve the WLAN issue.





3G MINI CARD




SIM CARD




USB POWER SUPPLY



USB




BLUETOOTH MODULE CONNECTOR




PROJECT :ZH3
Quanta Computer Inc.



Size	Document Number BLUETOOTH , USB	Rev D
Date:	Tuesday, June 27, 2006	Sheet 20 of 36



CODEC (ALC883)




LINE OUT Amplifier







MDC

For MDC Module



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC883 & MDC & LINE OUT Amplifier	D
Date:	Tuesday, June 27, 2006	Sheet 24 of 36



SIO

NS PC87383

FIR

PROJECT :ZH3
Quanta Computer Inc.

SIO (87383) & FIR

Date: Tuesday, June 27, 2006 Sheet 26 of 36

STRAP PINS
NC==>164E
PD==>2E2F

B1A:Stuff R552,set PC87383 I/O to 2E/2F

B1A :Change to 0 ohm

PC87383 Pin Connections:

PC87383 Pin	Signal	PC87383 Pin	Signal
18	NC	56	INIT#
17	NC	54	ERROR#
2	NC	26	BUSY
1	NC	57	AFD#
11	VDD	28	ACK#
32	VDD	14	STRB#
45	VDD	55	SLIN#
		24	SLCT
		25	PE
		30	PD7
		34	PD6
		37	PD5
		39	PD4
		6	PD3
		43	PD2
		50	PD1
		52	PD0

74VHC04 (U40) Pin Connections:

Pin	Signal	Pin	Signal
15	GPIO0	1	NC
16	GPIO1	2	NC
19	GPIO2	3	NC
23	GPIO3	4	NC
20	GPIO4	5	NC
21	GPIO5	6	NC
40	GPIO6	7	NC
7	GPIO7	8	NC
41	GPIO7	9	NC


74VHC125 (U35) Pin Connections:


Pin	Signal	Pin	Signal
1	SUS_STAT#	1	NC
2	NC	2	NC
3	NC	3	NC


74VHC125 (U31) Pin Connections:


Pin	Signal	Pin	Signal
1	IR LEDA	1	NC
2	IR LEDC	2	NC
3	TXD	3	NC
4	IRRX	4	NC
5	IRSEL	5	NC
6	IR VCC	6	NC
7	VLOGIC	7	NC
8	GND	8	NC

SIO











HOLE




PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	CH7307& HOLE	D
Date:	Tuesday, June 27, 2006	Sheet 29 of 36




2006_03_06 for AMD






PUS <Pin Numbers Visible>
B1A:PUS Change footprint to -50P

2006-0417
For EMI



Size	Document Number	Rev
	CPU CORE MAX8760	D
Date:	Tuesday, June 27, 2006	Sheet 31 of 36


C2A :Modify to EC control ,
Remove PR66, Stuff PR65



change from NCP5214 to SC480IMLTRT



$$V_{OUT} = (1 + PR82/PR81) * 1.5$$



$$\begin{aligned} V_{out} &= 1.25(1+R_1/R_2) \\ &= 1.25(1+44K/100K) \\ &= 1.8V \end{aligned}$$

Change list

Item	Fixed Issue	Modify List	Schematic Rev.	PG#	
1	New card issue.	NC_EN# connect the PIN4 & PIN17 of CN2 and PIN11 & PIN12 of CN14	B	13,31	
2	New card issue.	Change from USB8 to USB5 for new card,	B	13,31	
3	Lan issue.	Signal change from INTF to INTG	B	12,17	
4	INT MIC issue.	CN8.2 change from MIC2_INT to MIC_GND	B	25	
5	Wireless LED issue.	SW2.1 change from GND to wireless_sw#, SW2.2 change from wireless_sw# to GND.PIN3,4 is float	B	28	
6	DVI issue	Q40.1 change from PHL_DATA to DDC_DATA	B	29,30	
7	RAMP test				
8					
9					
10					
1					
2					
3					
4					
5					
6					
7					
8					
1					
2					
3					