


Date: Wednesday, October 01, 2008 Sheet 1 of 47



SB\_20080826



Place close to socket

1.5Amp

SA\_20080723

|          | State           | Specification | Notes | 2M200100M2303 |
|----------|-----------------|---------------|-------|---------------|
| S0.C0.Px | Tcase Max       |               | 3     | TBD           |
|          | NB COF          |               | 1     | 400 MHz       |
|          | VID_VDDNB Min   |               | 2     | 0.950 V       |
|          | VID_VDDNB Max   |               | 2     | 0.950 V       |
|          | Startup P-state |               |       | S0.C0.P7      |
|          |                 |               |       |               |
| S0.C0.P0 | CPU COF         |               | 1     | 2000 MHz      |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 0.950 V       |
|          | IDD Max         |               | 3     | TBD           |
|          |                 |               |       |               |
| S0.C0.P1 | CPU COF         |               | 1     | 1800 MHz      |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 1.125 V       |
|          |                 |               |       |               |
|          |                 |               |       |               |
| S0.C0.P2 | CPU COF         |               | 1     | 1500 MHz      |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 1.125 V       |
|          |                 |               |       |               |
|          |                 |               |       |               |
| S0.C0.P3 | CPU COF         |               | 1     | 1300 MHz      |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 1.125 V       |
|          |                 |               |       |               |
|          |                 |               |       |               |
| S0.C0.P4 | CPU COF         |               | 1     | 1000 MHz      |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 1.125 V       |
|          |                 |               |       |               |
|          |                 |               |       |               |
| S0.C0.P5 | CPU COF         |               | 1     | 800 MHz       |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 1.125 V       |
|          |                 |               |       |               |
|          |                 |               |       |               |
| S0.C0.P6 | CPU COF         |               | 1     | 500 MHz       |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 1.125 V       |
|          |                 |               |       |               |
|          |                 |               |       |               |
| S0.C0.P7 | CPU COF         |               | 1     | 300 MHz       |
|          | TDP             |               | 3     | TBD           |
|          | VID_VDD Min     |               | 2     | 1.100 V       |
|          | VID_VDD Max     |               | 2     | 1.125 V       |
|          |                 |               |       |               |
|          |                 |               |       |               |

|                      |    |              |               |     |                      |
|----------------------|----|--------------|---------------|-----|----------------------|
| 10 HT_NB_CPU_CAD_H0  | E3 | L0_CADIN_H0  | L0_CADOUT_H0  | AD1 | 10 HT_CPU_NB_CAD_H0  |
| 10 HT_NB_CPU_CAD_L0  | E2 | L0_CADIN_L0  | L0_CADOUT_L0  | AC1 | 10 HT_CPU_NB_CAD_L0  |
| 10 HT_NB_CPU_CAD_H1  | E1 | L0_CADIN_H1  | L0_CADOUT_H1  | AC2 | 10 HT_CPU_NB_CAD_H1  |
| 10 HT_NB_CPU_CAD_L1  | F1 | L0_CADIN_L1  | L0_CADOUT_L1  | AC3 | 10 HT_CPU_NB_CAD_L1  |
| 10 HT_NB_CPU_CAD_H2  | G3 | L0_CADIN_H2  | L0_CADOUT_H2  | AB1 | 10 HT_CPU_NB_CAD_H2  |
| 10 HT_NB_CPU_CAD_L2  | G2 | L0_CADIN_L2  | L0_CADOUT_L2  | AA1 | 10 HT_CPU_NB_CAD_L2  |
| 10 HT_NB_CPU_CAD_H3  | H1 | L0_CADIN_H3  | L0_CADOUT_H3  | AA2 | 10 HT_CPU_NB_CAD_H3  |
| 10 HT_NB_CPU_CAD_L3  | J1 | L0_CADIN_L3  | L0_CADOUT_L3  | W2  | 10 HT_CPU_NB_CAD_L3  |
| 10 HT_NB_CPU_CAD_H4  | K1 | L0_CADIN_H4  | L0_CADOUT_H4  | AA3 | 10 HT_CPU_NB_CAD_H4  |
| 10 HT_NB_CPU_CAD_L4  | L3 | L0_CADIN_L4  | L0_CADOUT_L4  | W3  | 10 HT_CPU_NB_CAD_L4  |
| 10 HT_NB_CPU_CAD_H5  | L2 | L0_CADIN_H5  | L0_CADOUT_H5  | V1  | 10 HT_CPU_NB_CAD_H5  |
| 10 HT_NB_CPU_CAD_L5  | L1 | L0_CADIN_L5  | L0_CADOUT_L5  | U2  | 10 HT_CPU_NB_CAD_L5  |
| 10 HT_NB_CPU_CAD_H6  | M1 | L0_CADIN_H6  | L0_CADOUT_H6  | U3  | 10 HT_CPU_NB_CAD_H6  |
| 10 HT_NB_CPU_CAD_L6  | N3 | L0_CADIN_L6  | L0_CADOUT_L6  | T1  | 10 HT_CPU_NB_CAD_L6  |
| 10 HT_NB_CPU_CAD_H7  | N2 | L0_CADIN_H7  | L0_CADOUT_H7  | R1  | 10 HT_CPU_NB_CAD_H7  |
| 10 HT_NB_CPU_CAD_L7  | E5 | L0_CADIN_L7  | L0_CADOUT_L7  | AD4 | 10 HT_CPU_NB_CAD_L7  |
| 10 HT_NB_CPU_CAD_H8  | E5 | L0_CADIN_H8  | L0_CADOUT_H8  | AD3 | 10 HT_CPU_NB_CAD_H8  |
| 10 HT_NB_CPU_CAD_L8  | E3 | L0_CADIN_L8  | L0_CADOUT_L8  | AD5 | 10 HT_CPU_NB_CAD_L8  |
| 10 HT_NB_CPU_CAD_H9  | F4 | L0_CADIN_H9  | L0_CADOUT_H9  | AC5 | 10 HT_CPU_NB_CAD_H9  |
| 10 HT_NB_CPU_CAD_L9  | G5 | L0_CADIN_L9  | L0_CADOUT_L9  | AB4 | 10 HT_CPU_NB_CAD_L9  |
| 10 HT_NB_CPU_CAD_H10 | H5 | L0_CADIN_H10 | L0_CADOUT_H10 | AB3 | 10 HT_CPU_NB_CAD_H10 |
| 10 HT_NB_CPU_CAD_L10 | H3 | L0_CADIN_L10 | L0_CADOUT_L10 | AB5 | 10 HT_CPU_NB_CAD_L10 |
| 10 HT_NB_CPU_CAD_H11 | H4 | L0_CADIN_H11 | L0_CADOUT_H11 | AA5 | 10 HT_CPU_NB_CAD_H11 |
| 10 HT_NB_CPU_CAD_L11 | K3 | L0_CADIN_L11 | L0_CADOUT_L11 | V5  | 10 HT_CPU_NB_CAD_L11 |
| 10 HT_NB_CPU_CAD_H12 | K4 | L0_CADIN_H12 | L0_CADOUT_H12 | W5  | 10 HT_CPU_NB_CAD_H12 |
| 10 HT_NB_CPU_CAD_L12 | L5 | L0_CADIN_L12 | L0_CADOUT_L12 | V4  | 10 HT_CPU_NB_CAD_L12 |
| 10 HT_NB_CPU_CAD_H13 | M5 | L0_CADIN_H13 | L0_CADOUT_H13 | V3  | 10 HT_CPU_NB_CAD_H13 |
| 10 HT_NB_CPU_CAD_L13 | M3 | L0_CADIN_L13 | L0_CADOUT_L13 | V5  | 10 HT_CPU_NB_CAD_L13 |
| 10 HT_NB_CPU_CAD_H14 | M4 | L0_CADIN_H14 | L0_CADOUT_H14 | U5  | 10 HT_CPU_NB_CAD_H14 |
| 10 HT_NB_CPU_CAD_L14 | N5 | L0_CADIN_L14 | L0_CADOUT_L14 | T4  | 10 HT_CPU_NB_CAD_L14 |
| 10 HT_NB_CPU_CAD_H15 | P5 | L0_CADIN_H15 | L0_CADOUT_H15 | T3  | 10 HT_CPU_NB_CAD_H15 |
| 10 HT_NB_CPU_CAD_L15 |    |              |               |     |                      |
| 10 HT_NB_CPU_CLK_H0  | J3 | L0_CLKIN_H0  | L0_CLKOUT_H0  | Y1  | 10 HT_CPU_NB_CLK_H0  |
| 10 HT_NB_CPU_CLK_L0  | J2 | L0_CLKIN_L0  | L0_CLKOUT_L0  | W1  | 10 HT_CPU_NB_CLK_L0  |
| 10 HT_NB_CPU_CLK_H1  | J5 | L0_CLKIN_H1  | L0_CLKOUT_H1  | Y4  | 10 HT_CPU_NB_CLK_H1  |
| 10 HT_NB_CPU_CLK_L1  | K5 | L0_CLKIN_L1  | L0_CLKOUT_L1  | Y3  | 10 HT_CPU_NB_CLK_L1  |
| 10 HT_NB_CPU_CTL_H0  | N1 | L0_CTLIN_H0  | L0_CTLOUT_H0  | R2  | 10 HT_CPU_NB_CTL_H0  |
| 10 HT_NB_CPU_CTL_L0  | P1 | L0_CTLIN_L0  | L0_CTLOUT_L0  | R3  | 10 HT_CPU_NB_CTL_L0  |
| 10 HT_NB_CPU_CTL_H1  | P3 | L0_CTLIN_H1  | L0_CTLOUT_H1  | T5  | 10 HT_CPU_NB_CTL_H1  |
| 10 HT_NB_CPU_CTL_L1  | P4 | L0_CTLIN_L1  | L0_CTLOUT_L1  | R5  | 10 HT_CPU_NB_CTL_L1  |

SKT-CPU638P-GP-U2

62.10055.111

2ND = 62.10055.251

SKT - BGA638H176

MP

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU\_HT\_LINK I/F (1/4)

Size

A3

Document Number

F7-GT


Date: Thursday, October 09, 2008

Sheet 3 of 47

Rev


-1









IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491


LYAOUT:ROUTE VDDA TRACE APPROX.  
50mils WIDE(USE 2X25 mil TRACES TO  
EXIT BALL FIELD) AND 500 mils LONG.




SA\_20080721




LAYOUT: Route FBCLKOUT\_H/L  
differentially impedance 80






MP



|                                                                                                               |                                 |
|---------------------------------------------------------------------------------------------------------------|---------------------------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                                 |
| <b>Title</b><br>CPU_Power (4/4)                                                                               |                                 |
| <b>Size</b><br>A3                                                                                             | <b>Document Number</b><br>F7-GT |
| <b>Date:</b> Wednesday, October 01, 2008                                                                      | <b>Sheet</b> 6 <b>of</b> 47     |
| <b>Rev</b><br>-1                                                                                              |                                 |




NORMAL TYPE



(A0)



DDR\_VREF



-1\_20081003

Place C2.2uF and 0.1uF < 500mils from DDR connector

HI 9.2mm  
62.10017.E21  
2ND = 62.10017.A51


4.9 MEM\_MB\_ADD0 >> 102 A0  
4.9 MEM\_MB\_ADD1 >> 101 A1  
4.9 MEM\_MB\_ADD2 >> 100 A2  
4.9 MEM\_MB\_ADD3 >> 99 A3  
4.9 MEM\_MB\_ADD4 >> 98 A4  
4.9 MEM\_MB\_ADD5 >> 97 A5  
4.9 MEM\_MB\_ADD6 >> 96 A6  
4.9 MEM\_MB\_ADD7 >> 95 A7  
4.9 MEM\_MB\_ADD8 >> 94 A8  
4.9 MEM\_MB\_ADD9 >> 93 A9  
4.9 MEM\_MB\_ADD10 >> 105 A10/AP  
4.9 MEM\_MB\_ADD11 >> 90 A11  
4.9 MEM\_MB\_ADD12 >> 89 A12  
4.9 MEM\_MB\_ADD13 >> 116 A13  
4.9 MEM\_MB\_ADD14 >> 86 A14  
4.9 MEM\_MB\_ADD15 >> 84 A15  
4.9 MEM\_MB\_BANK2 >> 107 BA0  
4.9 MEM\_MB\_BANK0 >> 106 BA1  
4.9 MEM\_MB\_BANK1 >> 106 BA1

4 MEM\_MB\_DATA0 >> 5 DQ0  
4 MEM\_MB\_DATA1 >> 7 DQ1  
4 MEM\_MB\_DATA2 >> 17 DQ2  
4 MEM\_MB\_DATA3 >> 19 DQ3  
4 MEM\_MB\_DATA4 >> 4 DQ4  
4 MEM\_MB\_DATA5 >> 6 DQ5  
4 MEM\_MB\_DATA6 >> 14 DQ6  
4 MEM\_MB\_DATA7 >> 16 DQ7  
4 MEM\_MB\_DATA8 >> 23 DQ8  
4 MEM\_MB\_DATA9 >> 25 DQ9  
4 MEM\_MB\_DATA10 >> 35 DQ10  
4 MEM\_MB\_DATA11 >> 37 DQ11  
4 MEM\_MB\_DATA12 >> 20 DQ12  
4 MEM\_MB\_DATA13 >> 22 DQ13  
4 MEM\_MB\_DATA14 >> 36 DQ14  
4 MEM\_MB\_DATA15 >> 38 DQ15  
4 MEM\_MB\_DATA16 >> 43 DQ16  
4 MEM\_MB\_DATA17 >> 45 DQ17  
4 MEM\_MB\_DATA18 >> 55 DQ18  
4 MEM\_MB\_DATA19 >> 57 DQ19  
4 MEM\_MB\_DATA20 >> 44 DQ20  
4 MEM\_MB\_DATA21 >> 46 DQ21  
4 MEM\_MB\_DATA22 >> 58 DQ22  
4 MEM\_MB\_DATA23 >> 61 DQ23  
4 MEM\_MB\_DATA24 >> 63 DQ24  
4 MEM\_MB\_DATA25 >> 73 DQ25  
4 MEM\_MB\_DATA26 >> 75 DQ26  
4 MEM\_MB\_DATA27 >> 62 DQ27  
4 MEM\_MB\_DATA28 >> 64 DQ28  
4 MEM\_MB\_DATA29 >> 74 DQ29  
4 MEM\_MB\_DATA30 >> 76 DQ30  
4 MEM\_MB\_DATA31 >> 123 DQ31  
4 MEM\_MB\_DATA32 >> 125 DQ32  
4 MEM\_MB\_DATA33 >> 135 DQ33  
4 MEM\_MB\_DATA34 >> 137 DQ34  
4 MEM\_MB\_DATA35 >> 124 DQ35  
4 MEM\_MB\_DATA36 >> 126 DQ36  
4 MEM\_MB\_DATA37 >> 134 DQ37  
4 MEM\_MB\_DATA38 >> 136 DQ38  
4 MEM\_MB\_DATA39 >> 141 DQ39  
4 MEM\_MB\_DATA40 >> 143 DQ40  
4 MEM\_MB\_DATA41 >> 151 DQ41  
4 MEM\_MB\_DATA42 >> 153 DQ42  
4 MEM\_MB\_DATA43 >> 140 DQ43  
4 MEM\_MB\_DATA44 >> 142 DQ44  
4 MEM\_MB\_DATA45 >> 152 DQ45  
4 MEM\_MB\_DATA46 >> 154 DQ46  
4 MEM\_MB\_DATA47 >> 157 DQ47  
4 MEM\_MB\_DATA48 >> 159 DQ48  
4 MEM\_MB\_DATA49 >> 173 DQ49  
4 MEM\_MB\_DATA50 >> 175 DQ50  
4 MEM\_MB\_DATA51 >> 158 DQ51  
4 MEM\_MB\_DATA52 >> 160 DQ52  
4 MEM\_MB\_DATA53 >> 174 DQ53  
4 MEM\_MB\_DATA54 >> 176 DQ54  
4 MEM\_MB\_DATA55 >> 179 DQ55  
4 MEM\_MB\_DATA56 >> 181 DQ56  
4 MEM\_MB\_DATA57 >> 189 DQ57  
4 MEM\_MB\_DATA58 >> 191 DQ58  
4 MEM\_MB\_DATA59 >> 180 DQ59  
4 MEM\_MB\_DATA60 >> 182 DQ60  
4 MEM\_MB\_DATA61 >> 192 DQ61  
4 MEM\_MB\_DATA62 >> 194 DQ62  
4 MEM\_MB\_DATA63 >> 194 DQ63

4 MEM\_MB\_DQS0\_N >> 110 DQS0#  
4 MEM\_MB\_DQS1\_N >> 29 DQS1#  
4 MEM\_MB\_DQS2\_N >> 49 DQS2#  
4 MEM\_MB\_DQS3\_N >> 68 DQS3#  
4 MEM\_MB\_DQS4\_N >> 129 DQS4#  
4 MEM\_MB\_DQS5\_N >> 146 DQS5#  
4 MEM\_MB\_DQS6\_N >> 167 DQS6#  
4 MEM\_MB\_DQS7\_N >> 186 DQS7#

4 MEM\_MB\_DQS0\_P >> 13 DQS0  
4 MEM\_MB\_DQS1\_P >> 31 DQS1  
4 MEM\_MB\_DQS2\_P >> 51 DQS2  
4 MEM\_MB\_DQS3\_P >> 70 DQS3  
4 MEM\_MB\_DQS4\_P >> 131 DQS4  
4 MEM\_MB\_DQS5\_P >> 148 DQS5  
4 MEM\_MB\_DQS6\_P >> 169 DQS6  
4 MEM\_MB\_DQS7\_P >> 188 DQS7

4.9 MEM\_MB\_ODT0 >> 114 OTD0  
4.9 MEM\_MB\_ODT1 >> 119 OTD1




20081003


Place C2.2uF and 0.1uF < 500mils from DDR connector

SKT-SODIMM20020U4GP  
62.10017.661  
2ND = 62.10017.A41  
LOW 5.2 mm

REVERSE TYPE




(A2)  
SB




## PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor



## Decoupling Capacitor




## Place these Caps near DM1




Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

## Place these Caps near DM2




Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3



MP

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title                            |                 |         |       |
|----------------------------------|-----------------|---------|-------|
| DDR DAMPING & TERMINATION        |                 |         |       |
| Size                             | Document Number | Rev     |       |
| A3                               | F7-GT           | -1      |       |
| Date: Thursday, October 09, 2008 |                 | Sheet 9 | of 47 |




RS780M Display Port Support(muxed on GFX)

|     |                                    |
|-----|------------------------------------|
| DP0 | GFX_TX0, TX1, TX2, TX3, AUX0, HPD0 |
| DP1 | GFX_TX4, TX5, TX6, TX7, AUX1, HPD1 |

LAN  
MINICARD  
NEW CARD  
1394

A-LINK








LAN  
MINICARD  
NEW CARD  
1394


MP

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|       |                              |       |          |
|-------|------------------------------|-------|----------|
| Title | Ati-RS780M_HT LINK&PCIE(1/3) |       |          |
| Size  | Document Number              | Rev   |          |
| A3    | F7-GT                        | -1    |          |
| Date: | Thursday, October 09, 2008   | Sheet | 10 of 47 |



|           | GPIO MODE |      |
|-----------|-----------|------|
| STRP_DATA | 0         | *1   |
| VCC_NB    | 1.0V      | 1.1V |



**SA\_20080722**  
Near NB



**STRP\_DATA**

**STRAP\_DEBUG\_BUS\_GPIO\_ENABLEb**  
 Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC#)  
 \*1 :Disable      0 : Enable

---

**RS780: Enables Side port memory ( RS780 use HSYNC#)**  
 \*1 :Disable      0 : Enable

---

**SUS\_STAT#**  
 Selects Loading of STRAPS From EEPROM  
 \*1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected,  
 or use default values if not connected

**PART 3 OF 6**


**CRT/TVOUT**

**LVTM**

**CLOCKS PM PLL PWR**

**MIS.**

**RS780M-GP-U2**



**Single channel**

MP

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



---




**ATI-RS780M\_LVDS&CRT\_(2/4)**

---


Title: **ATI-RS780M\_LVDS&CRT\_(2/4)**  
 Size: A3    Document Number: **F7-GT**    Rev: -1  
 Date: Thursday, October 09, 2008    Sheet: 11 of 47



[illegible]







PLACE SATA AC DECOUPLING  
CAPS CLOSE TO SB700



**SB700**  
Part 2 of 5





SERIAL ATA

SATA PWR

HW MONITOR






ATA 66/100/133

SPI ROM




Layout connect to Cap then GND


-1\_20081001




SB700-1-GP-U1  
71.SB700.M02



REQUIRED STRAPS  
REQUIRED SYSTEM STRAPS



DEBUG STRAPS




|           | PCI_CLK2                                      | PCI_CLK3                             | CLK_PCI_LOM<br>CLK_PCI4 | PCLK_FWH                   | PCLK_KBC                                        | RTCCLK                                                  | AZ_RST#                                | SB_GPO17 , SB_GPO16                                           |
|-----------|-----------------------------------------------|--------------------------------------|-------------------------|----------------------------|-------------------------------------------------|---------------------------------------------------------|----------------------------------------|---------------------------------------------------------------|
| PULL HIGH | WatchDOG<br>(NB_PWRGD)<br>ENABLED             | USE<br>DEBUG<br>STRAPS               | RESERVED                | IMC<br>ENABLED             | CLKGEN<br>ENABLED<br>(Use Internal)             | INTERNAL<br>RTC<br><br>DEFAULT                          | ENABLE PCI<br>ROM BOOT                 | ROM TYPE:<br>H, H = Reserved<br><br>H, L = SPI ROM    DEFAULT |
| PULL LOW  | WatchDog<br>(NB_PWRGD)<br>DISABLED<br>DEFAULT | IGNORE<br>DEBUG<br>STRAPS<br>DEFAULT |                         | IMC<br>DISABLED<br>DEFAULT | CLKGEN<br>DISABLED<br>(Use External)<br>DEFAULT | EXT. RTC<br>(PD on X1,<br>apply<br>32KHz to<br>RTC_CLK) | DISABLE PCI<br>ROM BOOT<br><br>DEFAULT | L, H = LPC ROM<br><br>L, L = FWH ROM                          |

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

|           | PCI_AD28                          | PCI_AD27                    | PCI_AD26                      | PCI_AD25                    | PCI_AD24                                | PCI_AD23              | PCI_AD30<br>PCI_AD29 |
|-----------|-----------------------------------|-----------------------------|-------------------------------|-----------------------------|-----------------------------------------|-----------------------|----------------------|
| PULL HIGH | USE<br>LONG<br>RESET<br>(DEFAULT) | USE PCI<br>PLL<br>(DEFAULT) | USE ACPI<br>BCLK<br>(DEFAULT) | USE IDE<br>PLL<br>(DEFAULT) | USE DEFAULT<br>PCIE STRAPS<br>(DEFAULT) | Reserved<br>(DEFAULT) | Reserved             |
| PULL LOW  | USE<br>SHORT<br>RESET             | BYPASS<br>PCI PLL           | BYPASS<br>ACPI<br>BCLK        | BYPASS IDE<br>PLL           | USE EEPROM<br>PCIE STRAPS               | Reserved              |                      |


Note: SB700 has 15K internal PU FOR PCI\_AD[30:23]

SATA HDD Connector



SA\_20080721



SA\_20080714 SATA ODD Connector




For HDD


SB\_20080825

For ODD







## BLUETOOTH MODULE







## MDC 1.5 CONN






MP

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **USB / MDC / BLUETOOTH**  
Size Document Number **F7-GT** Rev -1  
Date: Thursday, October 09, 2008 Sheet 21 of 47




# LAN Connector




**22.10245.R11**  
2ND = 22.10245.X61

## GIGA Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.









| 10/100 LAN Transformer | RJ45 PIN |
|------------------------|----------|
| TD+ --> TX+            | RJ45-1   |
| TD- --> TX-            | RJ45-2   |
| RD+ --> RX+            | RJ45-3   |
| RD- --> RX-            | RJ45-6   |

MP

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|                                  |                                 |                  |
|----------------------------------|---------------------------------|------------------|
| Title<br><b>LAN Connector</b>    |                                 |                  |
| Size<br>A3                       | Document Number<br><b>F7-GT</b> | Rev<br><b>-1</b> |
| Date: Thursday, October 09, 2008 | Sheet 23 of 47                  |                  |






## SA\_20080709 change to Port Replicator


## DOCK



**SA\_20080724**




## LAN SWITCH





|          |     |
|----------|-----|
| Function | LAN |
| SYSTEM   | L   |
| DOCK     | H   |



## CRT SWITCH











| Function | CRT | TV |
|----------|-----|----|
| SYSTEM   | H   | H  |
| DOCK     | L   | L  |






**CHECK /POWER PIN**











## Internal Speaker






|                                                                            |                 |       |
|----------------------------------------------------------------------------|-----------------|-------|
| MP                                                                         |                 |       |
| 緯創資通 Wistron Corporation                                                   |                 |       |
| 21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |       |
| File KBC WPC773L                                                           |                 |       |
| Size                                                                       | Document Number | Rev   |
| Custom                                                                     | F7-GT           | -1    |
| Date: Thursday, October 09, 2008                                           |                 |       |
| Sheet                                                                      | 30              | of 47 |



**SPI FLASH ROM**




## EMI REQUEST

**TOP VIEW**

|          |          |
|----------|----------|
| A15      | (B1)     |
| A14      | (B2)     |
| $\vdots$ | $\vdots$ |
| A2       | (B14)    |
| A1       | (B15)    |


(BOTTOM VIEW)

## GOLDEN FINGER FOR DEBUG BOARD











MP

|                                  |                            |                                                                               |          |
|----------------------------------|----------------------------|-------------------------------------------------------------------------------|----------|
| <b>緯創資通</b>                      |                            | <b>Wistron Corporation</b>                                                    |          |
|                                  |                            | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |          |
| Title                            |                            |                                                                               |          |
| <b>PWR CTL LOGIC / PWR PLANE</b> |                            |                                                                               |          |
| Size                             | Document Number            | Rev                                                                           |          |
| A3                               | F7-GT                      | -1                                                                            |          |
| Date:                            | Thursday, October 09, 2008 | Sheet                                                                         | 35 of 47 |

CPU\_CORE  
ISL6264CRZ



TI TPS51120  
3D3V/5V



2D5V\_S0




APL5913

1D8V\_S5




APL5332KAC-TRLGP


Adapter




Charger\_ISL6255




TI TPS51116  
1.8V / 0.9V




ISL6268\_1D2V



ISL6268\_VGA\_CORE








SB\_20080827

$$V_{trip}(mV) = R_{trip}(Kohm) * 10(\mu A)$$

$$I_{ocp} = (V_{trip}/R_{ds(on)}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$

-1\_20081001




SA\_20080716

-1\_20081001 by power team suggest

|        | GND                  | OPEN                 | V5FILT               |
|--------|----------------------|----------------------|----------------------|
| TONSEL | 240k/CH1<br>300k/CH2 | 300k/CH1<br>360k/CH2 | 360k/CH1<br>420k/CH2 |

$$V_{out} = 0.758V * (R1 + R2) / R2 \text{ --> PWM mode}$$

$$V_{out} = 0.764V * (R1 + R2) / R2 \text{ --> Skip Mode}$$



SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

SB\_20080827

SB\_20080825

SA\_20080625

MP

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51124 1D1V 1D2V

Size

A3

Document Number


F7-GT

Rev


-1

Date: Thursday, October 09, 2008


Sheet 38 of 47



-1\_20081001 by power team suggest



-1\_20081001 by power team suggest





|          | GND                  | VREF2                 | FLOAT                | V5FILT               |
|----------|----------------------|-----------------------|----------------------|----------------------|
| SKIPSEL  | AUTOSKIP             | AUTOSKIP / FAULTS OFF | PWM                  | PWM                  |
| COMP     | N/A                  | N/A                   | CURRENT MODE         | D-Cap MODE           |
| TONSEL   | 380k/CH1<br>590k/CH2 | 290k/CH1<br>440k/CH2  | 220k/CH1<br>330k/CH2 | 180k/CH1<br>280k/CH2 |
| VFB1     | N/A                  | not use               | ADJ.                 | 5V Fixed Output      |
| VFB2     | N/A                  | not use               | ADJ.                 | 3.3V Fixed Output    |
| EN1, EN2 | Switcher OFF         | not use               | Switcher ON          | Switcher ON          |
| EN3, EN5 | LDO OFF              | not use               | LDO ON               | VREG3 on             |

For TPS51120, Vout=5V


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




Aux Power 3D3V\_AUX\_S5






## Adaptor in to generate DCBATOUT




## BATTERY CONNECTOR




SB\_20080827




34.49U26.001




SA\_20080725



34.39S07.003



34.39S07.003



34.41Q08.011



34.41Q08.011



34.41Q08.011



34.4P910.001



34.4G502.011




34.4G502.011




34.41Q08.011


DCBATOUT



3D3V\_S5




CCD\_PWR



1D2V\_S0




3D3V\_S0



3D3V\_LAN\_S5



3D3V\_CLK\_VDD




5V\_CRT\_S0



AD+




1D8V\_S3




DOCK\_AD




-1\_20081002



Do Not Stuff




Do Not Stuff




Do Not Stuff

DCBATOUT




3D3V\_S0



20080702

SB\_20080828

DCBATOUT



MP

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipai Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size

Document Number

F7-GT

Rev

-1

Date: Thursday, October 02, 2008

Sheet 45 of 47

|           |   |                                 |   |                                                                                                                                                                                                   |           |
|-----------|---|---------------------------------|---|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
|           | 5 | 4                               | 3 | 2                                                                                                                                                                                                 | 1         |
| D         |   |                                 |   |                                                                                                                                                                                                   | D         |
| C         |   |                                 |   |                                                                                                                                                                                                   | C         |
| B         |   |                                 |   |                                                                                                                                                                                                   | B         |
| A         |   |                                 |   | MP                                                                                                                                                                                                | A         |
|           |   |                                 |   | <div><div></div><div><b>Wistron Incorporated</b><br/>21F, 88, Hsin Tai Wu Rd<br/>Hsichih, Taipei</div></div> |           |
|           |   |                                 |   | Title<br><b>Change List</b>                                                                                                                                                                       |           |
| Size<br>A |   | Document Number<br><b>F7-GT</b> |   |                                                                                                                                                                                                   | Rev<br>-1 |
| Date:     |   | Wednesday, October 01, 2008     |   | Sheet                                                                                                                                                                                             | 46 of 47  |
|           | 5 | 4                               | 3 | 2                                                                                                                                                                                                 | 1         |

