


VER : 1A

BOM P/N Description

ZR7 SYSTEM BLOCK DIAGRAM

BOM MARK


IV@ INT VGA
EV@ DISCRETE
SW@ SW VGA
11P@ N11P VGA
11M@ N11P VGA
11EP@ N11P + N11E VGA
3D@ N11E VGA +3D
ES@ N11X+SW VGA
CSP@ Option P/N (ARD&R D)
VSP@ Option P/N (GPU/ VRAM)




BOM Option Table

Reference	Description
IV@	for UMA only SKU
SW@	for Switchable Graphic only SKU
SP@	special case component
*	do not stuff

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable


Thermal Follow Chart



CLK GEN.




CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable




Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number Clock Generator	Rev 3B
Date:	Monday, February 22, 2010	Sheet 3 of 49

ARRANDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)


ARRANDALE/CLARKSFIELD PROCESSOR (DDR3)



AR@ --> ARD CPU CF@ --> CFD CPU

ARRANDALE/CLARKSFIELD PROCESSOR (POWER)

ARRANDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)





Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	ARRANDALE/CLARKSFIELD 3/4 (PWR)	3B
Date	Monday, February 22, 2010	Sheet 6 of 49

ARRANDALE/CLARKSFIELD PROCESSOR (GND)


ARRANDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



Processor Strapping

	1	0	DEFAULT
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1
The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.			


VTT Rail Values are
Arrandale VTT=1.05V
Clarksville VTT=1.1V



Quanta Computer Inc.
PROJECT : ZR7


Size	Document Number	Rev
	ARRANDALE/CLARKSFIELD 4/4	38
Date:	Monday, February 22, 2010	Sheet 7 of 49

RTC Circuitry




1/7 Change P/N by ME.

HDA Bus




PCH SPI

10/29 Modify P/N to 2M
12/7 Modify P/N to 4M



HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V




PCH Strap Pin Configuration Table-1


INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC - R665 330K 6 PCH INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disabled	+3V - R618 1K 4 SPI SI R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V - R611 1K 4 4SPKR
HDA_DOCK_EN #GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH GPIO33 - R370 1K 4 +3V
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	10 PCI_GNT0# - R360 1K 4 10 PCI_GNT1# - R363 1K 4
GNT2# #GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	10,23 PWM_SELECT# - R364 1K 4
GNT3# #GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	10 PCI_GNT3# - R628 10K 4
NV_ALE	Intel® Anti-Theft Technology HDD Data Protection (Intel AT-D) Enable	1 = Enabled 0 = Disabled (Default)	10 NV_ALE - R296 1K 4 +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	10 NV_CLE - R295 1K 4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	11 RSV_GPIO8 - R380 10K 4 +3V_S5
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	11 CR_WAKE# - R341 1K 4 +3V_S5
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	11 PCH_GPIO27 - R324 10K 4

IV@ --> iGPU only
 EV@ --> dGPU only
 SW@ --> iGPU & dGPU Switch
 ES@ --> External VGA SKU


IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




GPU RST#




GPIO Pull-up/Pull-down




EV@ --> dGPU only



11/19 Modify.




11/26 Modify.



SV_SET_UP 1-X High = Strong (Default)

GPIO57 stuff PD and not stuff PU for Intel suggestion at 6/1



IV@ --> iGPU only

ES@ --> External VGA SKU

Integrated Clock Chip Enable	
RSV_GPIO8	High = Disable
	Low = Enable



Quanta Computer Inc.
 PROJECT : ZR7

IBEX PEAK-M (GND)

U40H		
AB16	VSS[0]	
AA19	VSS[1]	VSS[80] AK30
AA20	VSS[2]	VSS[81] AK31
AA22	VSS[3]	VSS[82] AK32
AM19	VSS[4]	VSS[83] AK34
AA24	VSS[5]	VSS[84] AK35
AA26	VSS[6]	VSS[85] AK38
AA28	VSS[7]	VSS[86] AK43
AA30	VSS[8]	VSS[87] AK46
AA31	VSS[9]	VSS[88] AK49
AA32	VSS[10]	VSS[89] AK5
AB11	VSS[11]	VSS[90] AK8
AB15	VSS[12]	VSS[91] AL2
AB23	VSS[13]	VSS[92] AM11
AB31	VSS[14]	VSS[93] BB44
AB32	VSS[15]	VSS[94] AD24
AB39	VSS[16]	VSS[95] AM20
AB43	VSS[17]	VSS[96] AM22
AB47	VSS[18]	VSS[97] AM24
AB5	VSS[19]	VSS[98] AM26
AB8	VSS[20]	VSS[99] AM28
AC2	VSS[21]	VSS[100] RA42
AC32	VSS[22]	VSS[101] AM30
AD11	VSS[23]	VSS[102] AM31
AD12	VSS[24]	VSS[103] AM32
AD16	VSS[25]	VSS[104] AM34
AD23	VSS[26]	VSS[105] AM35
AD30	VSS[27]	VSS[106] AM38
AD31	VSS[28]	VSS[107] AM39
AD32	VSS[29]	VSS[108] AM42
AD34	VSS[30]	VSS[109] AU20
AD42	VSS[31]	VSS[110] AU22
AD46	VSS[32]	VSS[111] AV22
AD49	VSS[33]	VSS[112] AM7
AD7	VSS[34]	VSS[113] AM9
AE2	VSS[35]	VSS[114] AA50
AE4	VSS[36]	VSS[115] BB10
AE12	VSS[37]	VSS[116] AN32
Y13	VSS[38]	VSS[117] AN50
AH49	VSS[39]	VSS[118] AN52
AI4	VSS[40]	VSS[119] AP12
AF35	VSS[41]	VSS[120] AP42
AP13	VSS[42]	VSS[121] AP46
AN34	VSS[43]	VSS[122] AP49
AE45	VSS[44]	VSS[123] AP5
AF46	VSS[45]	VSS[124] AP8
AF49	VSS[46]	VSS[125] AR2
AE5	VSS[47]	VSS[126] AR52
AE8	VSS[48]	VSS[127] AT11
AG2	VSS[49]	VSS[128] BA12
AG52	VSS[50]	VSS[129] AH48
AH11	VSS[51]	VSS[130] C12
AH15	VSS[52]	VSS[131] AT32
AH16	VSS[53]	VSS[132] AT36
AH24	VSS[54]	VSS[133] AT41
AH32	VSS[55]	VSS[134] AT47
AV18	VSS[56]	VSS[135] AT7
AH43	VSS[57]	VSS[136] AV12
AH47	VSS[58]	VSS[137] AV16
AH7	VSS[59]	VSS[138] AV20
AJ19	VSS[60]	VSS[139] AV24
AJ2	VSS[61]	VSS[140] AV30
AJ20	VSS[62]	VSS[141] AV34
AJ22	VSS[63]	VSS[142] AV38
AJ26	VSS[64]	VSS[143] AV42
AJ28	VSS[65]	VSS[144] AV46
AJ32	VSS[66]	VSS[145] AV49
AJ34	VSS[67]	VSS[146] AV5
AT5	VSS[68]	VSS[147] AV8
AJ4	VSS[69]	VSS[148] AW14
AK12	VSS[70]	VSS[149] AW18
AM41	VSS[71]	VSS[150] AW2
AN19	VSS[72]	VSS[151] BE9
AK26	VSS[73]	VSS[152] AW32
AK22	VSS[74]	VSS[153] AW36
AK23	VSS[75]	VSS[154] AW40
AK28	VSS[76]	VSS[155] AW52
	VSS[77]	VSS[156] AY11
	VSS[78]	VSS[157] AY43
	VSS[79]	VSS[158] AY47

IbexPeak-M_R1P0

U40I

AY7	VSS[159]	VSS[259] H49
B11	VSS[160]	VSS[260] H5
B15	VSS[161]	VSS[261] J24
B19	VSS[162]	VSS[262] K11
B23	VSS[163]	VSS[263] K43
B31	VSS[164]	VSS[264] K47
B35	VSS[165]	VSS[265] K7
B39	VSS[166]	VSS[266] L14
B43	VSS[167]	VSS[267] L18
B47	VSS[168]	VSS[268] L2
B7	VSS[169]	VSS[269] L22
BG12	VSS[170]	VSS[270] L32
BB12	VSS[171]	VSS[271] L36
BB16	VSS[172]	VSS[272] L40
BB20	VSS[173]	VSS[273] L52
BB24	VSS[174]	VSS[274] M12
BB30	VSS[175]	VSS[275] M16
BB34	VSS[176]	VSS[276] M20
BB38	VSS[177]	VSS[277] M38
BB42	VSS[178]	VSS[278] M34
BB49	VSS[179]	VSS[279] M38
BB5	VSS[180]	VSS[280] M42
BC10	VSS[181]	VSS[281] M46
BC14	VSS[182]	VSS[282] M49
BC18	VSS[183]	VSS[283] M5
BC2	VSS[184]	VSS[284] M8
BC22	VSS[185]	VSS[285] N24
BC32	VSS[186]	VSS[286] P11
BC36	VSS[187]	VSS[287] AD15
BC40	VSS[188]	VSS[288] P22
BC44	VSS[189]	VSS[289] P30
BC52	VSS[190]	VSS[290] P32
BH9	VSS[191]	VSS[291] P34
BD48	VSS[192]	VSS[292] P42
BD49	VSS[193]	VSS[293] P46
BD5	VSS[194]	VSS[294] P47
BE12	VSS[195]	VSS[295] R2
BE16	VSS[196]	VSS[296] R52
BE20	VSS[197]	VSS[297] T12
BE24	VSS[198]	VSS[298] T41
BE30	VSS[199]	VSS[299] T46
BE34	VSS[200]	VSS[300] T49
BE38	VSS[201]	VSS[301] T5
BE42	VSS[202]	VSS[302] T8
BE46	VSS[203]	VSS[303] U30
BE50	VSS[204]	VSS[304] U32
BE6	VSS[205]	VSS[305] U34
BE8	VSS[206]	VSS[306] P38
BE3	VSS[207]	VSS[307] V11
BE49	VSS[208]	VSS[308] P16
BF51	VSS[209]	VSS[309] V19
BG18	VSS[210]	VSS[310] V20
RG24	VSS[211]	VSS[311] V22
BG4	VSS[212]	VSS[312] V30
BG50	VSS[213]	VSS[313] V31
BH11	VSS[214]	VSS[314] V32
BH15	VSS[215]	VSS[315] V34
BH19	VSS[216]	VSS[316] V35
BH23	VSS[217]	VSS[317] V38
BH31	VSS[218]	VSS[318] V43
BH35	VSS[219]	VSS[319] V45
BH39	VSS[220]	VSS[320] V46
BH43	VSS[221]	VSS[321] V47
BH47	VSS[222]	VSS[322] V49
BA12	VSS[223]	VSS[323] V5
C12	VSS[224]	VSS[324] V7
C50	VSS[225]	VSS[325] V8
D51	VSS[226]	VSS[326] W2
E12	VSS[227]	VSS[327] W52
E16	VSS[228]	VSS[328] Y11
E20	VSS[229]	VSS[329] Y12
E24	VSS[230]	VSS[330] Y15
E30	VSS[231]	VSS[331] Y19
E34	VSS[232]	VSS[332] Y23
E38	VSS[233]	VSS[333] Y28
E42	VSS[234]	VSS[334] Y30
E46	VSS[235]	VSS[335] Y31
E48	VSS[236]	VSS[336] Y32
E49	VSS[237]	VSS[337] Y38
E6	VSS[238]	VSS[338] Y43
E8	VSS[239]	VSS[339] Y46
E5	VSS[240]	VSS[340] P49
G10	VSS[241]	VSS[341] Y5
G14	VSS[242]	VSS[342] Y6
G18	VSS[243]	VSS[343] Y8
G2	VSS[244]	VSS[344] P24
G22	VSS[245]	VSS[345] T43
G32	VSS[246]	VSS[346] AD51
G36	VSS[247]	VSS[347] ATR
G40	VSS[248]	VSS[348] AD47
G44	VSS[249]	VSS[349] Y47
G52	VSS[250]	VSS[350] AT12
AE39	VSS[251]	VSS[351] AM6
H16	VSS[252]	VSS[352] AT13
H20	VSS[253]	VSS[353] AM5
H34	VSS[254]	VSS[354] AK45
H38	VSS[255]	VSS[355] AK39
H42	VSS[256]	VSS[356] AV14
	VSS[257]	
	VSS[258]	







IbexPeak-M_R1P0



Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	IBEX PEAK-M 6/6	3B
Date:	Monday, February 22, 2010	Sheet 13 of 49

DIMM B1 4D@ --> 4 SO-DIMM




PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A

~ 500mA

1600mA

Near BGA



PCI EXPRESS

10/20 add

12-16 mils width 110mA

12-16 mils width


10/20 Modify to 1uF

SW@ --> iGPU & dGPU Switch


EV@ --> dGPU only
SW@ --> iGPU & dGPU Switch
ES@ --> External VGA SKU
VSP@ --> Operation P/N (VGA)






power up sequence



NB9M: VGACORE +0.90V (Normal), +1.09V
NVVDD Maximum Settling Time



PEX_RST timing



ES@ --> External VGA SKU

U33B

12/02 modify
package for N10

21 VMA_DQ[63..0] 

21 VMA_DM[7..0] 

21 VMA_WDQS[7..0] 

21 VMA_RDQS[7..0] 

22 VMC_DQ[63..0] 

22 VMC_DM[7..0] 


22 VMC_WDQS[7..0] 

22 VMC_RDQS[7..0] 





U33

a-nlp-es-a

12/02 modify
package for N10




ES@ --> External VGA SKU
VSP@ --> Operation P/N (VGA)



ES@ --> External VGA SKU
VSP@ --> Operation P/N (VGA)

Thermal Sensor

NS	none
WINDBOND	AL83L771K02
GMT	AL000780003




+3V VDD33

+1.05V PEX_VDD

V_CORE NVVDD

+1.8V IFPAB_IOVDD

+1.5V FBVDDQ




VSP@ --> Operation P/N (VGA-VRAM)


```

17 VMA_DQ[63..0]
17 VMA_DM[7..0]
17 VMA_WDQS[7..0]
17 VMA_RDQS[7..0]

```




CHANNEL A: 256MB/512MB DDR3



17 VMC_DQ[63..0]
17 VMC_DM[7..0]
17 VMC_WDQS[7..0]
17 VMC_RDQS[7..0]

CHANNEL B: 256MB/512MB DDR3



SW@ --> iGPU & dGPU Switch
IV@ --> iGPU only
EV@ --> dGPU only

U12

VCC GND 8

IA0 YA 4 VGA_BLU

IB0 YB 7 VGA_GRN

ID0 YC 9 VGA_RED

IA1 10

IB1 11

12

18 EV_CR

19 EV_CR

19 EV_LVDS

19 EV_LVDS_S


8 INT_CRT

8 INT_CRT2

8 INT_LVDS_E

8 INT_LVDS_S

iG



12/29 Modify

updatefootprint 12/11

VGA_RED

VGA_GREEN

VGA_BLUE

R139 150F_4

R128 150F_4

R109 150F_4

C219 10p50V_4

C214 10p50V_4

C198 10p50V_4

C200 10p50V_4

C203 10p50V_4

C217 10p50V_4

L14 BLUMBBAT505ND10.3A75ohm 6

L13 BLUMBBAT505ND10.3A75ohm 6

L12 BLUMBBAT505ND10.3A75ohm 6

F1 SMD106P10TFT

D4 SSM221LPT

C193 1u10V_4

CRT_VDD5

CRT_11

CRT_12

CRT_13

CRT_14

CRT_15

U36 CM2009-020R

VCC_SYNC SYNC_OUT2

VCC_DDC BYP SYNC_IN1

VCC_VIDEO SYNC_IN2

VIDEO_1 DDC_IN1

VIDEO_2 DDC_IN2

VIDEO_3 DDC_OUT1

DDC_OUT2

GND

U36

14 VCC_SYNC2

15 CRT_DEYN2

16 CRT_VSYNC2

17 CRT_VSYNC

18 CRT_SYNC

19 CRT_SYNC

20 DDCCLK

21 DDCCLK

22 DDCCLK

23 DDCCLK

24 DDCCLK

25 DDCCLK

26 DDCCLK

27 DDCCLK

28 DDCCLK

29 DDCCLK

30 DDCCLK

31 DDCCLK

32 DDCCLK

33 DDCCLK

34 DDCCLK

35 DDCCLK

36 DDCCLK

37 DDCCLK

38 DDCCLK

39 DDCCLK

40 DDCCLK

41 DDCCLK

42 DDCCLK

43 DDCCLK

44 DDCCLK

45 DDCCLK

46 DDCCLK

47 DDCCLK

48 DDCCLK

49 DDCCLK

50 DDCCLK

51 DDCCLK

52 DDCCLK

53 DDCCLK

54 DDCCLK

55 DDCCLK

56 DDCCLK

57 DDCCLK

58 DDCCLK

59 DDCCLK

60 DDCCLK

61 DDCCLK

62 DDCCLK

63 DDCCLK

64 DDCCLK

65 DDCCLK

66 DDCCLK

67 DDCCLK

68 DDCCLK

69 DDCCLK

70 DDCCLK

71 DDCCLK

72 DDCCLK

73 DDCCLK

74 DDCCLK

75 DDCCLK

76 DDCCLK

77 DDCCLK

78 DDCCLK

79 DDCCLK

80 DDCCLK

81 DDCCLK

82 DDCCLK

83 DDCCLK

84 DDCCLK

85 DDCCLK

86 DDCCLK

87 DDCCLK

88 DDCCLK

89 DDCCLK

90 DDCCLK

91 DDCCLK

92 DDCCLK

93 DDCCLK

94 DDCCLK

95 DDCCLK

96 DDCCLK

97 DDCCLK

98 DDCCLK

99 DDCCLK

100 DDCCLK

101 DDCCLK

102 DDCCLK

103 DDCCLK

104 DDCCLK

105 DDCCLK

106 DDCCLK

107 DDCCLK

108 DDCCLK

109 DDCCLK

110 DDCCLK

111 DDCCLK

112 DDCCLK

113 DDCCLK

114 DDCCLK

115 DDCCLK

116 DDCCLK

117 DDCCLK

118 DDCCLK

119 DDCCLK

120 DDCCLK

121 DDCCLK

122 DDCCLK

123 DDCCLK

124 DDCCLK

125 DDCCLK

126 DDCCLK

127 DDCCLK

128 DDCCLK

129 DDCCLK

130 DDCCLK

131 DDCCLK

132 DDCCLK

133 DDCCLK

134 DDCCLK

135 DDCCLK

136 DDCCLK

137 DDCCLK

138 DDCCLK

139 DDCCLK

140 DDCCLK

141 DDCCLK

142 DDCCLK

143 DDCCLK

144 DDCCLK

145 DDCCLK

146 DDCCLK

147 DDCCLK

148 DDCCLK

149 DDCCLK

150 DDCCLK

151 DDCCLK

152 DDCCLK

153 DDCCLK

154 DDCCLK

155 DDCCLK

156 DDCCLK

157 DDCCLK

158 DDCCLK

159 DDCCLK

160 DDCCLK

161 DDCCLK

162 DDCCLK

163 DDCCLK

164 DDCCLK

165 DDCCLK

166 DDCCLK

167 DDCCLK

168 DDCCLK

169 DDCCLK

170 DDCCLK

171 DDCCLK

172 DDCCLK

173 DDCCLK

174 DDCCLK

175 DDCCLK

176 DDCCLK

177 DDCCLK

178 DDCCLK

179 DDCCLK

180 DDCCLK

181 DDCCLK

182 DDCCLK

183 DDCCLK

184 DDCCLK

185 DDCCLK

186 DDCCLK

187 DDCCLK

188 DDCCLK

189 DDCCLK

190 DDCCLK

191 DDCCLK

192 DDCCLK

193 DDCCLK

194 DDCCLK

195 DDCCLK

196 DDCCLK

197 DDCCLK

198 DDCCLK

199 DDCCLK

200 DDCCLK

201 DDCCLK

202 DDCCLK

203 DDCCLK

204 DDCCLK

205 DDCCLK

206 DDCCLK

207 DDCCLK

208 DDCCLK

209 DDCCLK

210 DDCCLK

211 DDCCLK

212 DDCCLK

213 DDCCLK

214 DDCCLK

215 DDCCLK

216 DDCCLK

217 DDCCLK

218 DDCCLK

219 DDCCLK

220 DDCCLK

221 DDCCLK

222 DDCCLK

223 DDCCLK

224 DDCCLK

225 DDCCLK

226 DDCCLK

227 DDCCLK

228 DDCCLK

229 DDCCLK

230 DDCCLK

231 DDCCLK

232 DDCCLK

233 DDCCLK

234 DDCCLK

235 DDCCLK

236 DDCCLK

237 DDCCLK

238 DDCCLK

239 DDCCLK

240 DDCCLK

241 DDCCLK

242 DDCCLK

243 DDCCLK

244 DDCCLK

245 DDCCLK

246 DDCCLK

247 DDCCLK

248 DDCCLK

249 DDCCLK

250 DDCCLK

251 DDCCLK

252 DDCCLK

253 DDCCLK

254 DDCCLK

255 DDCCLK

256 DDCCLK

257 DDCCLK

258 DDCCLK

259 DDCCLK

260 DDCCLK

261 DDCCLK

262 DDCCLK

263 DDCCLK

264 DDCCLK

265 DDCCLK

266 DDCCLK

267 DDCCLK

268 DDCCLK

269 DDCCLK

270 DDCCLK

271 DDCCLK

272 DDCCLK

273 DDCCLK

274 DDCCLK

275 DDCCLK

276 DDCCLK

277 DDCCLK

278 DDCCLK

279 DDCCLK

280 DDCCLK

281 DDCCLK

282 DDCCLK

283 DDCCLK

284 DDCCLK

285 DDCCLK

286 DDCCLK

287 DDCCLK

288 DDCCLK

289 DDCCLK

290 DDCCLK

291 DDCCLK

292 DDCCLK

293 DDCCLK

294 DDCCLK

295 DDCCLK

296 DDCCLK

297 DDCCLK


298 DDCCLK

299 DDCCLK

300 DDCCLK

301 DDCCLK

30

[illegible][illegible]

The schematic diagram illustrates the connection between a Raspberry Pi 4 and an LCD module. The Pi's pins are connected to the LCD module's pins as follows:

- Power Connections:**
 - +3V:** Connected to the LCD module's +3V pin.
 - GND:** Connected to the LCD module's GND pin.
 - INVCCD:** Connected to the LCD module's INVCCD pin.
- Signal Connections:**
 - VIN:** Connected to the LCD module's VIN pin.
 - EV_TYXOUT0+ EV_TYXOUT2-:** Connected to the LCD module's EV_TYXOUT0+ EV_TYXOUT2- pin.
 - EV_TYXOUT1+ EV_TYXOUT3-:** Connected to the LCD module's EV_TYXOUT1+ EV_TYXOUT3- pin.
 - EV_TYXOUT2+ EV_TYXOUT4-:** Connected to the LCD module's EV_TYXOUT2+ EV_TYXOUT4- pin.
 - EV_TYXOUT3+ EV_TYXOUT5-:** Connected to the LCD module's EV_TYXOUT3+ EV_TYXOUT5- pin.
 - EV_TYXOUT4+ EV_TYXOUT6-:** Connected to the LCD module's EV_TYXOUT4+ EV_TYXOUT6- pin.
 - EV_TYXOUT5+ EV_TYXOUT7-:** Connected to the LCD module's EV_TYXOUT5+ EV_TYXOUT7- pin.
 - TXLCKOUT:** Connected to the LCD module's TXLCKOUT pin.
 - TXLCKOUT1:** Connected to the LCD module's TXLCKOUT1 pin.
 - TXLCKOUT2:** Connected to the LCD module's TXLCKOUT2 pin.
 - TXLCKOUT3:** Connected to the LCD module's TXLCKOUT3 pin.
 - TXLCKOUT4:** Connected to the LCD module's TXLCKOUT4 pin.
 - TXLCKOUT5:** Connected to the LCD module's TXLCKOUT5 pin.
 - TXLCKOUT6:** Connected to the LCD module's TXLCKOUT6 pin.
 - TXLCKOUT7:** Connected to the LCD module's TXLCKOUT7 pin.
 - LCD_EBIDCLK:** Connected to the LCD module's LCD_EBIDCLK pin.
 - LCD_EBIDDATA:** Connected to the LCD module's LCD_EBIDDATA pin.

The diagram also shows the internal components of the LCD module, including capacitors C181, C190, C180, and C182, and resistors R20, R21, R79, and R80. Annotations include "11/27 Add CN5 pin4 to GND" and "1/14 Change pin3,4 define."

[illegible]

The schematic diagram illustrates the internal power supply circuit for the LID591# EC. The circuit is powered by a +3V supply. It includes a 10/16 section with a 10K_4 resistor (R37) and a 10K_4 resistor (R46). A 10/22 section shows a modified footprint with a 1uF capacitor (C89) and a 10K_4 resistor (R39). The circuit also features a 10K_4 resistor (R46) and a 10K_4 resistor (R37). The output is connected to a 10K_4 resistor (R46) and a 10K_4 resistor (R37). The circuit is labeled with components like Q3 (2N7000), Q2 (DTC144EU), and Q4 (2N7000). The output is connected to a 10K_4 resistor (R46) and a 10K_4 resistor (R37). The circuit is labeled with components like Q3 (2N7000), Q2 (DTC144EU), and Q4 (2N7000). The output is connected to a 10K_4 resistor (R46) and a 10K_4 resistor (R37).

11/26 Charge footprint
1/11 Stuff L2

iGPU HDMI LEVEL SHIFTER


IV@ -> iGPU only

EV@ -> dGPU only


ES@ -> External VGA SKU

SW@ -> iGPU & dGPU Switch


CSP@ -> Operation P/N



SDVO I2C Control




GPU Switchable Graphic HDMI source



ESD Protect

12/29 Delete U15, U16, U18.

HDMI connector



BCM CLKREQ# R292 *10K 4 +3V_LAN


VDD33	AVDDH
PERSTn	CLKREQn/LED2
WAKEn	DVDDL
CLKREQn	SMCLK
VDDCT	SMDATA
AVDDL_REG	TESTMODE
XTLO	TEST_RST
XTLI	TX_N
AVDDH_REG	TX_P
RBIAS	AVDDL
TRXP0	REFCLK_N
TRXN0	REFCLK_P
NC/AVDDL	AVDDL
TRXP1	RX_P
TRXN1	RX_N
NC/AVDDH	DVDDL_REG
NC/TRXP2	LED0
NC/TRXN2	LED1
NC/AVDDL	LX
NC/TRXP3	GND
NC/TRXN3	

AR8151
5X5mm
40-Pin QFN


AR8151

T44

TRANSFORMER



RJ45



Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	LAN Transformer and RJ45	3B
Date:	Monday, February 22, 2010	Sheet 26 of 49


MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA


Check LED signal. (active high or low)

12/30 modify Footprint


H=5.6mm




1/8 Change CN12,CN22 6pin conn footprint for Touch Screen.




MAIN SATA HDD




EE RETURN-PATH CAPACITORS




ODD (SATA)



ODD POWER(ODD)





MIC

29 MIC1-VREF0-R MIC1-VREF0-R

29 MIC1-VREF0-L MIC1-VREF0-L

29 MIC1-L C726 4.7u/6.3V_6 MIC1_L2 R614 1K/F_4 MIC1_L3 L42 SBK160808T-121Y-N/0.4A/120ohm_6 MIC1_L

29 MIC1-R C721 4.7u/6.3V_6 MIC1_R2 R601 1K/F_4 MIC1_R3 L38 SBK160808T-121Y-N/0.4A/120ohm_6 MIC1_R

29 MIC1_JD MIC1_JD

Max. 100mVrms input for Mic-IN

29 MIC1_JD D9 VPORT_6 ADOGND

29 ADOGND C706 470p/50V_4 C729 470p/50V_4 ADOGND

1/5 Modify to black.

Normal OPEN Jack

CN19 BLACK

1 2 3 4 5 6 7 8

29 ADOGND

Internal Speaker

29 R_SPK- R_SPK+ L_SPK- L_SPK+ R202 R201 R200 R199 *SHORT_6 *SHORT_6 *SHORT_6 *SHORT_6

29 R_SPK-_1 R_SPK+_1 L_SPK-_1 L_SPK+_1

29 C352 C353 C351 C350 *.22u/25V_6 *.22u/25V_6 *.22u/25V_6 *.22u/25V_6

29 CN7 1 25 36 4 SPEAKER-CONN

MIC

29 MIC1-VREFO-R MIC1-VREFO-R

29 MIC1-VREFO-L MIC1-VREFO-L

29 MIC1-L C726 4.7u/6.3V_6 MIC1_L2 R614 1K/F_4 MIC1_L3 L42 SBK160808T-121Y-N/0.4A/120ohm 6 MIC1_L

29 MIC1-R C721 4.7u/6.3V_6 MIC1_R2 R601 1K/F_4 MIC1_R3 L38 SBK160808T-121Y-N/0.4A/120ohm 6 MIC1_R

29 MIC1_JD MIC1_JD

Max. 100mVrms input for Mic-IN

MIC1_JD

D9

VPORT_6

ADOGND

C706 470p/50V_4

C729 470p/50V_4

ADOGND

1/5 Modify to black.

Normal OPEN Jack

CN19 BLACK

1 2 3 4 5 6 7 8

ADOGND

Internal Speaker

29 R_SPK- R202 *SHORT 6 R_SPK- 1

29 R_SPK+ R201 *SHORT 6 R_SPK+ 1

29 L_SPK- R200 *SHORT 6 L_SPK- 1

29 L_SPK+ R199 *SHORT 6 L_SPK+ 1

C352 *.22u/25V_6 C353 *.22u/25V_6 C351 *.22u/25V_6 C350 *.22u/25V_6

CN7

1 25 36 4

SPEAKER-CONN

HP/SPDIF


2/3 R368,R393 modify to 75ohm.

HP-L, HP-R, SPDIF_OUT, HPL-SYS, HPR-SYS, SPDIF_OUT_R, +3V_SPD, +5VA, LINEOUT_JD, HP_JD, ADOGND, CN20, Drive IC, LED, SPDIF, Q53, ME2347, C527, R397, Q52, Q50, R377, R396, R367, C531, C522, L27, L30, L32, BLM15BD121SN1D/0.3A/120ohm_4, SBK160808T-121Y-N/0.4A/120ohm_6, *1K_4, *2200p/50V_4, *20K_4, *VPORT_6, D19.

AMP /AUDIO JACK CONN

Size Document Number Sheet 30 of 49 Date: Monday, February 22, 2010

Rev 3B



HP/SPDIF

2/3 R368,R393 modify to 75ohm.

The schematic shows two main sections: HP (Headphone) and SPDIF (Digital Audio Interface).

HP Section:

- Inputs: HP-L (pin 29), HP-R (pin 29).
- Resistors: R368 (75 ohms), R393 (75 ohms). A note indicates these should be modified to 75 ohms.
- Inductors: L27, L30 (SBK160808T-121Y-N/0.4A/120ohm 6).
- Capacitors: C531, C522 (2200pF/50V_4).
- Resistors: R396 (*1K_4), R367 (*1K_4).
- Grounding: ADOGND.
- Output: SPDIF_OUT (pin 29) connected to SPDIF_OUT_R via inductor L32 (BLM15BD121SN1D/0.3A/120ohm_4).

SPDIF Section:


- Power: +3V_SPD, +5VA.
- Transistors: Q53 (ME2347), Q52 (2N7002D), Q50 (2N7002D).
- Resistors: R377 (10K_4), R397 (20K_4).
- Capacitor: C527 (0.22uF/6.3V_4).
- Grounding: ADOGND.
- Outputs: LINEOUT_JD# (pin 29), LINEOUT_JD (pin 29).
- Connector: HP_JD (pin 29).
- LED: D19 (*VPORT_6).

Size	Document Number	Sheet	of	Rev
		30	49	3B


Date: Monday, February 22, 2010

AMP /AUDIO JACK CONN


CARD READER Controller




4 IN 1 CARD READER (MMC)




POWER BOARD CONN(UIF)




LED




SW /B




USB





BLUETOOTH CONNECTOR





USB/B















[PWM]

SP@ --> Operation P/N



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

A01718 Rdson=3~4.3mOhm

$$L(ripple\ current) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.64A$$


$$4.3m * 18 = RILIM * 20uA$$

$$RILIM = 3.87K \text{ --- } 3.92K$$




2/11 Add C930-C934 by monitor test.

 Quanta Computer Inc. PROJECT : ZR7		Rev
		3B
Size	Document Number	
	+VTT (UP6111A)	
Date:	Monday, February 22, 2010	Sheet 40 of 49




[PWM]



	S3	S5	VTT	REF	+1.5VSUS
S0	1	1	ON	ON	ON
S3	0	1	OFF	ON	ON
S4/S5	0	0	OFF	OFF	OFF


V2@ --> Two Phase dGPU only
 EV@ --> External VGA SKU
 SW@ --> iGPU & dGPU Switch
 11M@ --> N11M-GE1 Seting

11/16 Change VGPU_CORE to two phase solution.




Int_VGA [PWM]

AR@ --> ARD CPU



DCR=1.6~1.8mOhm
Load Line=7mV/A
 $1.6\text{m}\times 0.6168=0.986\text{m}$
 $0.986\text{m}/.49\text{K}=396\text{p}$
 $392\text{p}\times 2\times 8.87\text{K}=7.03\text{m}$
OCP
 $20\text{u}/2\times 2.49\text{K}=24.9\text{m}$
 $24.9\text{m}/0.6168=40.3\text{m}$
 $40.3\text{m}/1.6\text{m}=25.2\text{A}$



Thermal protection

For EC control thermal protection (output 3.3V)

 Quanta Computer Inc. PROJECT : ZR7		
Size	Document Number	Rev
	Thermal Protection	3B
Date:	Monday, February 22, 2010	Sheet 46 of 49


V1@ --> One Phase dGPU only
 EV@ --> External VGA SKU
 SW@ --> iGPU & dGPU Switch
 11M@ --> N11M-GE1 Setitng
 11P@ --> N11P-GE1 Setitng

SW@ --> iGPU & GPU Switch
 EV@ --> GPU only

11M@ --> N11M-GE1 Setting

VID2

10/20 Modify Power table
 10/22 Power CKT updated



Frequency(PR220=200K) 300K

Changed VID table

VID1	VID2	+VGPU_CORE	
GPU_VID1	GPU_VID2	+VGPU_CORE	
0	0	1.035V	N11M
1	0	0.95V	N11E/N11P
0	1	0.85V	
1	1	0.8V	

