


Eiger Block Diagram

Project code: 91.4Z501.001
PCB P/N : 48.4Z501.001
REVISION : 07246- -1



PCB STACKUP

TOP	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SYSTEM DC/DC	
TPS51125 43	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC	
TPS51124 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
RT9026 44	
1D8V_S3	DDR_VREF_S0 DDR_VREF_S3
RT9018A 44	
1D8V_S3	1D5V_S0
G9131 44	
3D3V_S0	2D5V_S0
GFXCORE DC/DC	
ISL6263 46	
INPUTS	OUTPUTS
DCBATOUT	VGFXCORE 0.7~1.25V
CPU DC/DC	
ISL6266A 42	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S 0.35~1.5V
CHARGER	
BQ24745 47	
INPUTS	OUTPUTS
DCBATOUT	BT+ DCBATOUT

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BLOCK DIAGRAM			
Size Custom	Document Number	Eiger	Rev -1
Date: Tuesday, April 01, 2008	Sheet 1	of 50	

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.


PCIE Routing

LANE1	LAN MARVELL 88E8071
LANE2	MiniCard WLAN
LANE3	MiniCard WWAN/TV
LANE4	JMB385 Card Reader
LANE5	NewCard
LANE6	NC

USB Table

USB	
Pair	Device
0	USB1
1	USB4
2	USB2
3	USB5 (DOCK)
4	USB3
5	Bluetooth
6	FP
7	MINIC1
8	WEBCAM
9	NEW1
10	MINIC2
11	NC

SMBus



ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS1PVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55, 53, 51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218


Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disalbed(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]: (3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]: (3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCie are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
- Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

UMA

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size A3	Document Number
Eiger	
Date: Tuesday, April 01, 2008	Sheet 2 of 50
Rev -1	



ICS9LPRS365BKLF setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	3.3V PCI clock output
PCI4/27M_SEL	0 = Pin24 as SRC-1, Pin25 as SRC-1#, Pin20 as DOT96, Pin21 as DOT96# 1 = Pin24 as 27MHz, Pin25 as 27MHz_SS, Pin20 as SRC-0, Pin21 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11 enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1066M

UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Clock Generator**

Size Document Number **Eiger** Rev -1

Date: Tuesday, April 01, 2008 Sheet 3 of 50

6 H_A#(35..3) <<< H_A#(35..3)

H_DINV#(3..0) <<< H_DINV#(3..0) 6
H_DSTBN#(3..0) <<< H_DSTBN#(3..0) 6
H_DSTBP#(3..0) <<< H_DSTBP#(3..0) 6
H_D#(63..0) <<< H_D#(63..0) 6

Side Band
Non GTL

6 H_ADSTB#0 <<< H_REQ#(4..0)
19 H_A20M# <<< A20M#
19 H_FERR# <<< FERR#
19 H_IGNNE# <<< IGNNE#
19 H_STPCLK# <<< STPCLK#
19 H_INTR <<< LINT0
19 H_NMI <<< LINT1
19 H_SMI# <<< SMI#

Do Not StuffP19 RSVD#M4
Do Not StuffP18 RSVD#CPU 2 N5
Do Not StuffP17 RSVD#CPU 3 T2
Do Not StuffP16 RSVD#CPU 4 V3
Do Not StuffP27 RSVD#CPU 5 B2
Do Not StuffP31 RSVD#CPU 6 C3
Do Not StuffP24 RSVD#CPU 7 D2
Do Not StuffP28 RSVD#CPU 8 D22
Do Not StuffP26 RSVD#CPU 9 D3
Do Not StuffP22 RSVD#CPU 10 F6
Do Not StuffP32 RSVD#CPU 11 B1

U49A 1 OF 4

H_A#3 J4 A3#
H_A#4 L5 A4#
H_A#5 L4 A5#
H_A#6 K5 A6#
H_A#7 M3 A7#
H_A#8 N2 A8#
H_A#9 J1 A9#
H_A#10 N3 A10#
H_A#11 P5 A11#
H_A#12 L2 A12#
H_A#13 L2 A13#
H_A#14 P4 A14#
H_A#15 P1 A15#
H_A#16 R1 A16#
M1C A16#

H_REQ#0 K3 REQ#0#
H_REQ#1 H2 REQ#1#
H_REQ#2 K2 REQ#2#
H_REQ#3 J3 REQ#3#
H_REQ#4 L1 REQ#4#

H_A#17 Y2 A17#
H_A#18 U6 A18#
H_A#19 B3 A19#
H_A#20 W6 A20#
H_A#21 U4 A21#
H_A#22 Y5 A22#
H_A#23 U1 A23#
H_A#24 R4 A24#
H_A#25 T3 A25#
H_A#26 W5 A26#
H_A#27 W2 A27#
H_A#28 W5 A28#
H_A#29 Y4 A29#
H_A#30 U2 A30#
H_A#31 V4 A31#
H_A#32 W3 A32#
H_A#33 A4 A33#
H_A#34 A2 A34#
H_A#35 A3 A35#
V1 A35#


A6 A20M#
A5 FERR#
C4 IGNNE#
D5 STPCLK#
C6 LINT0
B4 LINT1
A3 SMI#

RSVD#M4
RSVD#CPU 2
RSVD#CPU 3
RSVD#CPU 4
RSVD#CPU 5
RSVD#CPU 6
RSVD#CPU 7
RSVD#CPU 8
RSVD#CPU 9
RSVD#CPU 10
RSVD#CPU 11


KEY_NC
62.10053.401
62.10079.001

BGA479-SKT-8-GP-U2
62.10053.401
62.10079.001

1005V_S0




All place within 2" to CPU



Layout Note:
CPU_GTLREF0
0.5" max length.

PM_THRMTRIP#
should connect to
ICH9 and MCH
without 1-ling
(No stub)

Follow Demo Circuit






Net "TEST4" as short as possible,
make sure "TEST4" routing is
reference to GND and away other
noisy signals

Layout Note:
Comp0, 2 connect with 20~27.4 ohm, make
trace length shorter than 0.5"
Comp1, 3 connect with 20~55 ohm, make
trace length shorter than 0.5"


UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







Place them near to the chip (< 0.5"











CANTIGA-GM-GP-U-NF
71.CNTIG.00U



CANTIGA-GM-GP-U-NF
71.CNTIG.00U





Put decap near power(0.9V) and pull-up resistor









Put decap near power(0.9V) and pull-up resistor




Decoupling
Put decap near power(0.9V)
and pull-up resistor














LCD/INVERTER/CCD CONN



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

LCD CONN

Size





Document Number

Eiger



Date: Tuesday, April 01, 2008

Sheet 15 of 50





-1



SB



MEDIA BOARD




UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Layout Note:
Place these resistors
close to the CRT-out
connector



Ferrite bead impedance: 10 ohm@100MHz




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Hsync & Vsync level shift




For Dock CRT





CRT I/F & CONNECTOR




DDC_CLK & DATA level shift











integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable












SATA ODD Connector




SATA Connector



SC



-1




EMI



UMA

BLUETOOTH MODULE

1.5A / High Active Voltage 2V



MDC 1.5 CONN




Finger printer

MOVE TO Page 36


UMA

SC




ECN BOARD




-1M



-1




-1M




UMA

1.5A / High Active Voltage 2V




MDIO0	C555	1	2	Do Not Stuff	DY
MDIO1	C556	1	2	Do Not Stuff	DY
MDIO2	C597	1	2	Do Not Stuff	DY
MDIO3	C598	1	2	Do Not Stuff	DY
SDCMD1	C602	1	2	Do Not Stuff	DY
SDCLK1	C603	1	2	Do Not Stuff	DY
CR1_CD0N	C714	1	2	Do Not Stuff	DY
SDWP	C715	1	2	Do Not Stuff	DY



```



; on-board, L : on Add-in card or Express card
; CR1_LEDN high active, L : CR1_LEDN low active
; CR1_PCTLN high active, L : CR1_PCTLN low active

```




LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.





LAN Connector



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits
LAN Data: Yellow(B2), when LAN is transferring data.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers






NEWCARD Connector


Reserve the symbol
for bottom side
connector

TOP VIEW



Place them Near to Chip

Place them Near to Connector




UMA


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title		NEW CARD	
Size	Document Number	Rev	
Date: Tuesday, April 01, 2008		Sheet 31 of 50	
Eiger		-1	

Mini Card Connector(WLAN)






Mini Card Connector(TV)







-1




SC






AUDIO OP AMPLIFIER





SUBWOOFER CONN.







Internal Speaker









TOP VIEW



(BOTTOM VIEW)




GOLDEN FINGER FOR DEBUG BOARD




UMA


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



LAN switch




Function	SEL	
Dx to Dx B1	L	DOCK
Dx to Dx B2	H	SYSTEM




Aux Power

3D3V_AUX_S5




Run Power




UMA


CPU_CORE
ISL6266A




TPS51124
1D8V/1D05V




TPS51125
5V/3D3V




GFX_CORE
ISL6263A




Adapter




RT9018A
1D5V_S0




RT9026 0D9V_S0



G9131 2D5V_S0




Charger BQ24750





UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
Power Sequence Logic				
Size B	Document Number			Rev -1
Eiger				
Date: Tuesday, April 01, 2008		Sheet 41	of 50	











Adaptor in to generate DCBATOUT






-1M

BATA_SDA_1
BATA_SCL_1


TP213 Do Not Stuff
TP216 Do Not Stuff
















緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



SB



HDD



SB

Check test point

3D3V_S0	TP92	Do Not Stuff
3D3V_AUX_S0	TP223	Do Not Stuff
3D3V_S0	TP173	Do Not Stuff
5V_S0	TP224	Do Not Stuff
20,36 PM_PWRBTN#	TP222	Do Not Stuff
4,19,40 H_PWRGD	TP221	Do Not Stuff
36,40,43 S5_ENABLE	TP166	Do Not Stuff
4,6 H_CPURST#	TP133	Do Not Stuff

Test Point放在Dimm Door打開可量測處

UMA

Eiger Schematic EC Tracking Record LAB Dec.10 , 2007
EC #/ Page / Description / Part Affected

- EC SB01/07/ DY R175 (fix can not boot)
- EC SB02/07/ change R184 (intel spec change)
- EC SB03/10/ mount L2,C221 (intel spec change)
- EC SB04/15/ modify LCD2 pin define(add dig-MIC,backlight)
- EC SB05/17/ DOCK_IN_CRT# logic change
- EC SB06/18/ change HDMI level shift IC setting
- EC SB07/19/ change R606(meet HDA SPEC)
- EC SB08/23/ change PURE_HW_SHUTDOWN# ,PM_THRMTRIP-A# schematic
- EC SB09/26/ change C648 ,deltree poly switch
- EC SB10/27/ change R555,R557,R559 (vendor request)
- EC SB11/30/ change R612 (vendor request)
- EC SB12/34/ add C711 (fix audio noise)
- EC SB13/36/ add SPL_WP# (BIOS wirte protect)
- EC SB14/38/ add CRT_DEC# (Acer change spec)
- EC SB15/38/ add dock/no dock option schematic
- EC SB16/40/ D7(power sequencing)
- EC SC01/16/ R595,R596,R597,R598(LED)
- EC SC02/18/ HEMI level shift & switch solution change
- EC SC03/19/ ESATA function
- EC SC04/23/ H/W Thermal shut down,power off Sequence
- EC SC05/24/ Add ESATA circuit
- EC SC06/30/ Add R116(MXM acrst# Acer request)
- EC SC07/33/ Add audio gound
- EC SC08/34/ Change audio AMP circuit
- EC SC09/38/ Add RC circuit to reduce audio noise
- EC SC10/40/ 3D3V_AUX_S5 from U32 internal LDO
- EC SC11/43/ Change 5V to 5.1V
- EC SC12/47/ Isolate Change IC switching high side MOS input power
- EC SC13/48/ Isolate AD19V in and Dock19V in