


JV71-M V Block Diagram

Project code: 91.4FX01.001
PCB P/N : 48.4FX01.0SA
REVISION : 09242 -1



SYSTEM DC/DC	
ISL62392	42
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(7A) 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC	
TPS51124	43
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)
RT9026	44
1D5V_S3	DDR_VREF_S3 (1.2A)
RT9018	44
1D5V_S3	1D1V_S0(2A)
TPS51117	45
DCBATOUT	FBVDD(4A)
CHARGER	
ISL88731A	47
INPUTS	OUTPUTS
DCBATOUT	BT+
CPU DC/DC	
ISL6266A	41
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A
VGA_CORE	
RT8202A	47
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 13A
GFXCORE	
ISL6263A	46
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP


TOP	_____	L1
GND	_____	L2
S	_____	L3
S	_____	L4
GND	_____	L5
BOTTOM	_____	L6

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55, 53, 51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default). 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.





ICS9LPRS365YGLFT setting table

PIN	NAME	DESCRIPTION
PCI0/CR#_A		Byte 5, bit 7 0 = PCI0 enabled (default) 1= CR# A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR# A controls SRC0 pair (default), 1= CR#_A controls SRC2 pair
PCI1/CR#_B		Byte 5, bit 5 0 = PCI1 enabled (default) 1= CR# B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR# B controls SRC1 pair (default) 1= CR# B controls SRC4 pair
PCI2/TME		0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3		
PCI4/27M_SEL		0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN		0 =SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C		Byte 5, bit 3 0 = SRC3 enabled (default) 1= CR# C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR# C controls SRC0 pair (default), 1= CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, Bit 1 0 = SRC3 enabled (default) 1= CR# D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1= CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1= CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1= CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1= CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1= CR#_H controls SRC10


SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M






H_SWING routing Trace width and Spacing use 10 / 20 mil




H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil





Place them near to the chip (< 0.5")





UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.










CANTIGA-GM-GP-U-NF
71.CNTIG.00U



VSS SCB
NCTF TEST P.TN:
A3, C1, A48, BH1, BH48

VSS NCTF

NC

VSS NCTF
NCTF_VSS_SCB#BH48
NCTF_VSS_SCB#BH1
NCTF_VSS_SCB#A48
NCTF_VSS_SCB#C1
NCTF_VSS_SCB#A3

NC#E1
NC#D2
NC#C3
NC#B4
NC#A5
NC#A6
NC#A43
NC#A44
NC#B45
NC#C46
NC#D47
NC#B47
NC#A46
NC#F48
NC#E48
NC#F48
NC#B48

BH48 NCTF VSS SCB#BH48 1
BH1 NCTF VSS SCB#BH1 1
A48 NCTF VSS SCB#A48 1
C1 NCTF VSS SCB#C1 1
A3 NCTF VSS SCB#A3 1

TP201 TPAD14-GP
TP202 TPAD14-GP
TP188 TPAD14-GP
TP190 TPAD14-GP
TP187 TPAD14-GP

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (6 of 6)

Size

Document Number


Rev

JV71

-2

Date: Thursday, July 02, 2009

Sheet 11 of 60



Integrated VccSus1_05,VccSus1_5,VccCl1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable

UMA

緯創資通Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ICH9-M (1 of 4)

Size

Document Number


JV71


Rev


-2

Date: Thursday, July 02, 2009


Sheet 12 of 60







Layout Note : Near Pin 1




62.10017.E21
High 9.2mm
2nd = 62.10017.A51

The diagram illustrates the pin connections for a memory module, specifically the SKT-SODIMM20020UAGP. The central vertical label indicates the 'NORMAL TYPE' configuration. The connections are as follows:


- Address (A0-A15):** Pins 102-116 connect to M_B_A[0:14] and M_B_A[15].
- Data (D0-D15):** Pins 5-20 connect to M_B_DQ[0:15].
- Control (CS0-CS3, CK0-CK3):** Pins 21-36 connect to M_B_CS[0:3], M_B_CK[0:3], and M_B_DM[0:3].
- Power (VDD, VSS, VREF):** Pins 37-40 connect to VDD, VSS, VREF, and GND. Pins 41-44 connect to VDD, VSS, VREF, and GND. Pins 45-48 connect to VDD, VSS, VREF, and GND. Pins 49-52 connect to VDD, VSS, VREF, and GND. Pins 53-56 connect to VDD, VSS, VREF, and GND. Pins 57-60 connect to VDD, VSS, VREF, and GND. Pins 61-64 connect to VDD, VSS, VREF, and GND. Pins 65-68 connect to VDD, VSS, VREF, and GND. Pins 69-72 connect to VDD, VSS, VREF, and GND. Pins 73-76 connect to VDD, VSS, VREF, and GND. Pins 77-80 connect to VDD, VSS, VREF, and GND. Pins 81-84 connect to VDD, VSS, VREF, and GND. Pins 85-88 connect to VDD, VSS, VREF, and GND. Pins 89-92 connect to VDD, VSS, VREF, and GND. Pins 93-96 connect to VDD, VSS, VREF, and GND. Pins 97-100 connect to VDD, VSS, VREF, and GND. Pins 101-104 connect to VDD, VSS, VREF, and GND. Pins 105-108 connect to VDD, VSS, VREF, and GND. Pins 109-112 connect to VDD, VSS, VREF, and GND. Pins 113-116 connect to VDD, VSS, VREF, and GND.
- Module Internal Connections:** The diagram shows the internal connections of the memory module, including the memory array (M_B_A[0:15], M_B_DQ[0:15], M_B_CS[0:3], M_B_CK[0:3], M_B_DM[0:3]), control logic (M_B_CS[0:3], M_B_CK[0:3], M_B_DM[0:3]), and power management (VDD, VSS, VREF, GND).

DDR_VREF_S3_1




PARALLEL TERMINATION




Decoupling Capacitor




LCD/INVERTER/CCD CONN




Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR




6
1
7
2
8
3
9
4
10
5




Hsync & Vsync level shift




DDC_CLK & DATA level shift





SATA Connector




UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	--	---

Title HDD CONN		
Size	Document Number JV71	Rev -2
Date:	Thursday, July 02, 2009	Sheet 22 of 60

ODD Connector



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size	Document Number
------	-----------------

JV71


Rev	-2
-----	----

Date: Thursday, July 02, 2009

Sheet 23 of 60

60

BLUETOOTH MODULE



EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request

UMA

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number



JV71

Rev



-2

Date: Thursday, July 02, 2009

Sheet 24 of 60



SA 4.14




UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: USB CONN	
Size	Document Number
JV71	
Date: Thursday, July 02, 2009	Sheet 25 of 60
Rev -2	



- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.


LAN Connector




LAN Connector









Signal inverter for speaker shutdown




GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




LINE IN





LINE OUT



MIC IN



Internal Speaker





UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
AUDIO jack		
Size	Document Number	Rev
	JV71	-2
Date: Thursday, July 02, 2009	Sheet 30 of 60	

MDC 1.5 CONN



SB 0601
















UMA



Mini Card Connector









Cover Up Switch


2nd source:20.F00984.002



UMA		緯創資通 Wistron Corporation 21F., 8B, Sec.1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		KBC WPC773	
Size A2	Document Number JV71	Rev -2	
Date: Thursday, July 02, 2009		Sheet 35	of 60




GOLDEN FINGER FOR DEBUG BOARD





UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number		Rev
	JV71		-2
Date:	Thursday, July 02, 2009	Sheet	36 of 60

TOUCH PAD







SB 0518 Finger printer




UMA


緯創資通		Wistron Corporation	
Title		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Touch PAD and FP		Rev	
Size	Document Number	JV71	-2
Date: Thursday, July 02, 2009	Sheet	37	of 60


LED




Run Power











UMA			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ISL62392 5V/3D3V			
Size Custom	Document Number	JV71	Rev -2
Date:	Thursday, July 02, 2009	Sheet	42 of 60



UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

0D75V

Size
A3


Document Number

JV71


Rev
-2

Date: Thursday, July 02, 2009


Sheet 44 of 60




$$V_{out} = 0.75V * (R1+R2) / R2$$




Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



SA 4.22



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number





JV71

Rev

























-2

Date: Thursday, July 02, 2009


Sheet 48 of 60



2ND = 79.10112.3JL
79.10712.L02






Check test point



Test Point放在Dimm Door打開可量測處





UMA











UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
N10M(3/6) DAC			
Size	Document Number	Rev	
A3	JV71	-2	
Date:	Thursday, July 02, 2009	Sheet	54 of 60










2ND = H_72.51G63.C0U S_72.41164.H0U

DIS



FB CMD mapping Mode C-N10M
<Mirror Mode>

DDR3 Power consumption 1.5V@800MHz
Hynix :IDD4W=220.4mA
Samsung :IDD7=150.4mA (calculated)




2ND = H_72.51G63.C0U S_72.41164.H0U

DIS




UMA





2ND = H_72.51G63.C0U S_72.41164.H0U

DIS



2ND = H_72.51G63.C0U S_72.41164.H0U

DIS



UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(2/2)		
Size	Document Number	Rev
A3	JV71	-2
Date: Thursday, July 02, 2009	Sheet 59 of 60	

SA

SB

SC

-1