


5	4	3	2	1
D				
C				
B				
A				

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY			
Size	Document Number		Rev
A3	Big Bear 2A		SA
Date:	Monday, October 27, 2008		
	Sheet	2 of	55
		1	





State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P3	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P4	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P6	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P7	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V

11 HT_NB_CPU_CAD_H0	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	11 HT_CPU_NB_CAD_H0
11 HT_NB_CPU_CAD_L0	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	11 HT_CPU_NB_CAD_L0
11 HT_NB_CPU_CAD_H1	E1	L0_CADIN_H1	L0_CADOUT_H1	AC2	11 HT_CPU_NB_CAD_H1
11 HT_NB_CPU_CAD_L1	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	11 HT_CPU_NB_CAD_L1
11 HT_NB_CPU_CAD_H2	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	11 HT_CPU_NB_CAD_H2
11 HT_NB_CPU_CAD_L2	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	11 HT_CPU_NB_CAD_L2
11 HT_NB_CPU_CAD_H3	H1	L0_CADIN_H3	L0_CADOUT_H3	AA2	11 HT_CPU_NB_CAD_H3
11 HT_NB_CPU_CAD_L3	J1	L0_CADIN_L3	L0_CADOUT_L3	W2	11 HT_CPU_NB_CAD_L3
11 HT_NB_CPU_CAD_H4	K1	L0_CADIN_H4	L0_CADOUT_H4	AA3	11 HT_CPU_NB_CAD_H4
11 HT_NB_CPU_CAD_L4	L3	L0_CADIN_L4	L0_CADOUT_L4	W3	11 HT_CPU_NB_CAD_L4
11 HT_NB_CPU_CAD_H5	L2	L0_CADIN_H5	L0_CADOUT_H5	V1	11 HT_CPU_NB_CAD_H5
11 HT_NB_CPU_CAD_L5	L1	L0_CADIN_L5	L0_CADOUT_L5	U2	11 HT_CPU_NB_CAD_L5
11 HT_NB_CPU_CAD_H6	M1	L0_CADIN_H6	L0_CADOUT_H6	U3	11 HT_CPU_NB_CAD_H6
11 HT_NB_CPU_CAD_L6	N3	L0_CADIN_L6	L0_CADOUT_L6	T1	11 HT_CPU_NB_CAD_L6
11 HT_NB_CPU_CAD_H7	N2	L0_CADIN_H7	L0_CADOUT_H7	R1	11 HT_CPU_NB_CAD_H7
11 HT_NB_CPU_CAD_L7	E5	L0_CADIN_L7	L0_CADOUT_L7	AD4	11 HT_CPU_NB_CAD_L7
11 HT_NB_CPU_CAD_H8	E5	L0_CADIN_H8	L0_CADOUT_H8	AD3	11 HT_CPU_NB_CAD_H8
11 HT_NB_CPU_CAD_L8	E3	L0_CADIN_L8	L0_CADOUT_L8	AD5	11 HT_CPU_NB_CAD_L8
11 HT_NB_CPU_CAD_H9	F4	L0_CADIN_H9	L0_CADOUT_H9	AC5	11 HT_CPU_NB_CAD_H9
11 HT_NB_CPU_CAD_L9	G5	L0_CADIN_L9	L0_CADOUT_L9	AB4	11 HT_CPU_NB_CAD_L9
11 HT_NB_CPU_CAD_H10	H5	L0_CADIN_H10	L0_CADOUT_H10	AB3	11 HT_CPU_NB_CAD_H10
11 HT_NB_CPU_CAD_L10	H3	L0_CADIN_L10	L0_CADOUT_L10	AB5	11 HT_CPU_NB_CAD_L10
11 HT_NB_CPU_CAD_H11	H4	L0_CADIN_H11	L0_CADOUT_H11	AA5	11 HT_CPU_NB_CAD_H11
11 HT_NB_CPU_CAD_L11	K4	L0_CADIN_L11	L0_CADOUT_L11	V5	11 HT_CPU_NB_CAD_L11
11 HT_NB_CPU_CAD_H12	L5	L0_CADIN_H12	L0_CADOUT_H12	W5	11 HT_CPU_NB_CAD_H12
11 HT_NB_CPU_CAD_L12	K3	L0_CADIN_L12	L0_CADOUT_L12	V4	11 HT_CPU_NB_CAD_L12
11 HT_NB_CPU_CAD_H13	M5	L0_CADIN_H13	L0_CADOUT_H13	V3	11 HT_CPU_NB_CAD_H13
11 HT_NB_CPU_CAD_L13	M3	L0_CADIN_L13	L0_CADOUT_L13	V5	11 HT_CPU_NB_CAD_L13
11 HT_NB_CPU_CAD_H14	M4	L0_CADIN_H14	L0_CADOUT_H14	U5	11 HT_CPU_NB_CAD_H14
11 HT_NB_CPU_CAD_L14	N5	L0_CADIN_L14	L0_CADOUT_L14	T4	11 HT_CPU_NB_CAD_L14
11 HT_NB_CPU_CAD_H15	P5	L0_CADIN_H15	L0_CADOUT_H15	T3	11 HT_CPU_NB_CAD_H15
11 HT_NB_CPU_CAD_L15					
11 HT_NB_CPU_CLK_H0	J3	L0_CLKIN_H0	L0_CLKOUT_H0	Y1	11 HT_CPU_NB_CLK_H0
11 HT_NB_CPU_CLK_L0	J2	L0_CLKIN_L0	L0_CLKOUT_L0	W1	11 HT_CPU_NB_CLK_L0
11 HT_NB_CPU_CLK_H1	J5	L0_CLKIN_H1	L0_CLKOUT_H1	Y4	11 HT_CPU_NB_CLK_H1
11 HT_NB_CPU_CLK_L1	K5	L0_CLKIN_L1	L0_CLKOUT_L1	Y3	11 HT_CPU_NB_CLK_L1
11 HT_NB_CPU_CTL_H0	N1	L0_CTLIN_H0	L0_CTLOUT_H0	R2	11 HT_CPU_NB_CTL_H0
11 HT_NB_CPU_CTL_L0	P1	L0_CTLIN_L0	L0_CTLOUT_L0	R3	11 HT_CPU_NB_CTL_L0
11 HT_NB_CPU_CTL_H1	P3	L0_CTLIN_H1	L0_CTLOUT_H1	T5	11 HT_CPU_NB_CTL_H1
11 HT_NB_CPU_CTL_L1	P4	L0_CTLIN_L1	L0_CTLOUT_L1	R5	11 HT_CPU_NB_CTL_L1

SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251

SKT - BGA638H176

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU_HT_LINK I/F (1/4)		
Size A3	Document Number Big Bear 2A	Rev SA
Date: Monday, October 27, 2008 Sheet 4 of 55		



LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.






- | | | | |
|------------|---|-------|-----------|
| CPU DBREQ# | 1 | TP17 | TPAD14-GF |
| CPU DBRDY | 1 | TP50 | TPAD14-GF |
| CPU TCK | 1 | TP21 | TPAD14-GF |
| CPU TMS | 1 | TP23 | TPAD14-GF |
| CPU TDI | 1 | TP20 | TPAD14-GF |
| CPU TRST# | 1 | TP19 | TPAD14-GF |
| CPU TDO | 1 | TP18 | TPAD14-GF |
| 1D8V_S3 | 1 | TP29 | TPAD14-GF |
| HDT_RST# | 1 | TP183 | TPAD14-GF |



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU_Control&Debug_(3/4)			
Size	Document Number		Rev
A3	Big Bear 2A		SC
Date:	Monday, October 27, 2008	Sheet 6 of	55




<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
CPU_Power_(4/4)		
Size	Document Number	Rev
A4	Big Bear 2A	SA
Date	Monday, October 27, 2008	Sheet 7 of 55



<Core Design>


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.



Decoupling Capacitor



Place these Caps near DM1





Place these Caps near DM2




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size	Document Number	Rev
A3	Big Bear 2A	SA
Date:	Monday, October 27, 2008	Sheet 10 of 55



DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1







<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
ATI-RS780M_HT LINK&PCle(1/3)			
Size	Document Number	Rev	
A3	Big Bear 2A	SA	
Date:	Monday, October 27, 2008	Sheet 11 of	55









$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1



SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-



<Core Design>




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **SWITCH**

Size: **A3** Document Number: **Big Bear 2A** Rev: **SB**

Date: Monday, October 27, 2008 Sheet 14 of 55

LAUNCH



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAUNCH & LID

Size
A4

Document Number


Big Bear 2A

Rev
SC





Date: Monday, October 27, 2008

Sheet 15 of 55

LCD/INVERTER/CCD CONN



SD_0901:Change "LCD1" Pin 7, 8, 10 to GND.



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN

Size
A4

Document Number





Big Bear 2A

Rev
SC

Date: Monday, October 27, 2008

Sheet 16 of 55

LED







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title				
LED & LAUNCH				
Size	Document Number			Rev
A3	Big Bear 2A			SC
Date:	Monday, October 27, 2008		Sheet 17 of	55






HDMI SM BUS LEVEL shifter

Close HDMI1






PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700



Layout connect to Cap then GND

REQUIRED STRAPS
REQUIRED SYSTEM STRAPS




DEBUG STRAPS

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM


NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	


Note: SB700 has 15K internal PU FOR PCI_AD[30:23]



ODD Connector




SD_0828




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CDROM			
Size	Document Number		Rev
A4	Big Bear 2A		SD
Date:	Monday, October 27, 2008	Sheet 26 of	55

SATA HDD Connector



2ND SATA HDD Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size

A4

Document Number

Big Bear 2A


Rev

SD


Date: Monday, October 27, 2008

Sheet 27 of 55

BLUETOOTH MODULE



EC40 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size	A4
------	----


Document Number

Big Bear 2A

Rev	SA
-----	----





Date: Monday, October 27, 2008

Sheet	28	of	55
-------	----	----	----



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
MDC		
Size A4	Document Number Big Bear 2A	Rev SA
Date: Monday, October 27, 2008		
Sheet 29 of 55		



ESD Protection

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB

Size

A4

Document Number

Big Bear 2A


Rev

SB


Date: Monday, October 27, 2008

Sheet 30 of 55

Finger printer





SD_0903



<Core Design>




Title		
Finger Printer		
Size	Document Number	Rev
A4	Big Bear 2A	SD
Date:	Monday, October 27, 2008	Sheet 31 of 55






LAN Link: Green(A3), behavior is the same for 10/100/1000 bits

LAN Data: Yellow(B2), when LAN is transferring data.




1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.


NV SMBus
A(pin143&145) : VGA(CRT) / DOCK
B(pin218&220) : DVI
C(pin208&210) : HDMI / TPI / LVDS





NEWCARD Connector




TOP VIEW



Place them Near to Connector





Place them Near to Chip



<Core Design>





緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
NEW CARD		Date	
Size	Document Number	Date	Monday, October 27, 2008
A4	Big Bear 2A	Sheet	36 of 55
Rev	SC	Date	Monday, October 27, 2008

Mini Card Connector(TV) UPPER SLOT
Mini Card Connector(WLAN) LOWER SLOT




		Wistron Corporation 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Mini Card		Rev	
Size A3	Document Number	SA	
Date: Monday, October 27, 2008		Sheet 37 of	55

AUDIO OP AMPLIFIER




Gain= $R_f/R_i=52K/20K=2.6V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
 If $V_{IN}=1.54V$ Gain=2.6V/V $R_L=4\Omega$ $V_O(peak) = 4V$ $V(rms)=2.828V$
 Power= $2.828^2/4=1.999W$




Gain= $R_f/R_i=20K/18K=0.9V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
 If $V_{IN}=1.54V$ Gain=0.9V/V $R_L=4\Omega$ $V_O(peak) = 4V$ $V(rms)=2.828V$
 Power= ?


KBC_MUTE_GPI08



LINE IN






MIC IN




SD_0912 change 2nd

SUBWOOFER



INT. MIC



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO JACK

Size

A4

Document Number


Big Bear 2A

Rev


SD

Date: Monday, October 27, 2008


Sheet 40 of 55




BIOS



CIR Module



GOLDEN FINGER FOR DEBUG BOARD



TOP VIEW

A15 (B1)
A14 (B2)
:
:
A2 (B14)
A1 (B15)

(BOTTOM VIEW)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **BIOS & CIR**

Size A4 Document Number


Big Bear 2A

Rev SB


Date: Monday, October 27, 2008

Sheet 42 of 57


Aux Power 3D3V_AUX_S5



Run Power




PX Run Power



SD_0902

PX Run Power Discharge circuit



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>RUN POWER and 3D3V_AUX_S5</i>
-------	---


Size	Document Number	Rev
------	-----------------	-----

A3	Big Bear 2A	SD
Date: Monday, October 27, 2008	Sheet 43 of 57	


Date: Monday, October 27, 2008 Sheet 43 of 57




Adapter




SN0608098



DCDC 1D2V(TPS5117)




CPU_CORE ISL6265HRTZ




	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	1	1	1
S4	0	0	0	0	0


1D8V/0D9V(TPS5116)




1D1V(TPS5117)




2.5V LDO EMC4002



1.5V_LDO




CHARGER BQ24745







<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power Block Diagram	
Size A3	Document Number Big Bear 2A
Date: Monday, October 27, 2008	Sheet 45 of 57




2008/04/15




Design Current = 6A
Max Current = 7A
OCP min = 10A

Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A




ACOUSTIC NIOSE

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm





Id=7A
Qg=8.7~13nC
Rdson=23~30mohm




Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A

Design Current = 6A
Max Current = 7A
OCP min = 10A



Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm


Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm




Close to VFB Pin (pin2)

Close to VFB Pin (pin5)

-1 1014




2008/04/17



$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$


$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode

2008/04/17







<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51124 1D1V 1D2V		
Size	Document Number	Rev
A3	Big Bear 2A	SA
Date:	Monday, October 27, 2008	Sheet 48 of 57

G957

1D5V_S0
Iomax=1A1D2V_S5
Iomax=400mA2D5V_S0
Iomax=0.3A 2D5V/300mAIomax=1A
OCP>2A

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

0D9V&2D5V&1D25V&1D5V

Size

Document Number

A4

Big Bear 2A

Rev


SB

Date: Monday, October 27, 2008


Sheet 50 of 57



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size	Document Number
A4	

Big Bear 2A


SA

Date: Monday, October 27, 2008

Sheet	52	of	57
-------	----	----	----



REAR1




FRONT1




INT. MIC




EKCEN1




LEDB1




KB1




PWCN1




FP2




TPDA1




BLUE1



USBCN1




FAN1



BAT1



DC1



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size
A3

Document Number

Rev

Big Bear 2A

SC

Date: Monday, October 27, 2008

Sheet 54 of 57