





[illegible]

Power Sequence




Hudson M1 SM BUS

SB820 SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDAT2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDAT3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDAT3 (+3V_S5)	B26 E26	not used


KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal










SM_MEM BUS ADDRESS	
SO-DIMM0	1010 000
SO-DIMM1	1010 001

BUS1_A2

DDR3-DIMM1_F=9.2_STD



+3V_{SS}
NC, no install by default

```
remove pull hi ( chip internal
have pull hi )
```

+3V

R393 22K 4 PCLK SMB

R396 22K 4 PDAT SMB

R397 100K 4 GND/VSS

For Dimm, WLAN, TP

+3V_55
 R63 2.2K 4 VGA_PD
 R246 2.2K 4 SCLK1
 R245 2.2K 4 SDATA1
 R358 10K 4 SB_SCLK3
 R356 10K 4 SB_SDATA3


+3V_55

R67	10K 4	FCH THERMTRIP#
R268	10K 4	OC 3#
R55	10K 4	OC 0#
R273	10K 4	FCH JTAG TCK

Integrated 8.2-k Ω PU


+3V_{SS} ○ ● R242 10K 4 PCIe_WAKE#
R267 2.2K 4 PWR_BTN#

(23,24) PCH_RSMRST# PCH_RSMRST#_R




Provided test points from checklist



To Azalia



EC	FCH	Device I2C_Device(S)		
I2Ce_1(M)	I2Cf_2(M)	Charger	Battery	ALL/S5
I2Ce_2(M)		EEPROM	APU	ALL
I2Ce_3(M)		VGA Thermal		
	I2Cf_3(M)		APU	S5
	I2Cf_1(M)	Lan	Wlan	S5
	I2Cf_0(M)	Dimm	clk Gen	S0

EC will Conflict with FCH,
did not mount R315&R318






BOARD ID SETTING


BOARD_ID1	LCD	BOARD_ID2	BOARD_ID3	For TP
0	cdp	0	1	ALPS
1	LVDS	1	0	ELAN
		1	1	Synaptics

 PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.


STRAPS PINS



Remove PCI_CLK2 function

REQUIRED STRAPS


	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	PCI ROM	SS PLUS MODE ENABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	SS PLUS MODE ENABLED



FCH PWRGD CKT


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCI STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT


HDMI SDVO I2C Control



HDMI HPD SENSE (HDM)



UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin

14




HDMI (HDM)

Close to HDMI Connector




EMI reserve for HDMI(EMC)

Close connector




HDMI PORT (HDM)




Quanta Computer Inc.
PROJECT : ZQZ


Size	Document Number	HDMI	Rev
Date	Thursday, February 23, 2012	Sheet	14 of 32



CTRL0, CTRL1 trace length shorter , and surround with GND.




PIN45=Clock input selection
'1' for 48MHz input [Default, Internal PU]
'0' for 12MHz input



SD write protect
1:decided by SDWP[Default]
0:disable SD write protect

5 IN 1 CARD READER CONN (SD/MMC)




SD_WP/XD_CLE/MS_CLK and MS_CLK_R trace length shorter , surround with GND.





Quanta Computer Inc.
PROJECT : ZQZ

Size	Document Number	Rev
	AU6433 CardReader	1A
Date	Thursday, February 23, 2012	Sheet 15 of 32


4
LAN (LAN)
Arthorus AR8151



TRANSFORMER(LAN)



RJ45(LAN)






 Quanta Computer Inc. PROJECT : ZQZ	
Size	Document Number LAN (AR8151)
Date	Thursday, February 23, 2012 Sheet 16 of 32

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA


Ramp 0221:
Add Q29, Q30, Add net PCIE_REQ_WLAN#_R, PCIE_WAKE#_WLAN_R









USB3.0/2.0



EXT. USB(USB)





BLUETOOTH V3.0 CONN(BTM)




Ramp 0221:
L27, RP5, RP6, L26, L30, L28

EE RETURN-PATH CAPACITORS(EMC)




LED(UIF)




22


HOLE(OTH)




K/B(KBC)




EC(KBC)




SM BUS PU(KBC)




HWPG(KBC)



PALM REST THERMAL SENSOR (THM)



POWER-ON SWITCH (KBC)





20120217:
Change SW1 footprint from DHP00AC1G01 to DHP00532W00

Ramp 0221:
Change SW1 P/N from DHP00AC1G01 to DHP00533800


SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery
SM Bus 2	APU
SM Bus 3	
SM Bus 4	





20120106:
Add net +1.1V_S5_EN to EC and add R452






OCP=3A
 L ripple current
 $= (19 - 1.05) \cdot 1.05 / (2.2 \mu \cdot 290k \cdot 19)$
 $= 1.555A$
 $V_{trip} = 3 - (1.555/2) \cdot 14mohm$
 $= 0.03111V$
 $R_{limit} = 0.03111 / 10\mu A \cdot 8 = 24.89Kohm$

 Quanta Computer Inc. PROJECT : ZQZ		Size	Document Number	Rev
			+1.05V(TPS51211)	1A
Date:	Thursday, February 23, 2012	Sheet	29	of 32

TDC : 0.45A
PEAK : 0.6A
Width : 20mil

TDC : 0.01A
PEAK : 0.01A
Width : 10mil




OCP=10A
L ripple current
= $(19-1.5) \times 1.5 / (1\mu \times 400k \times 19)$
=3.454A
 $V_{trip} = 10 - (3.454/2) \times 14\text{mohm}$
=0.1158V
 $R_{limit} = 0.1158 / 10\mu A \times 8 = 92.657\text{Kohm}$

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


Quanta Computer Inc.
PROJECT : ZQZ
DDR 1.5V(TPS51216)

Size	Document Number	Rev
		1A

Date: Thursday, February 23, 2012 Sheet 30 of 32




Thermal protection



For EC control thermal protection (output 3.3V)

+1.8V
1.8Volt +/- 5%
TDC : 0.6A
PEAK : 2.15A
Width : 70mil



MODEL		REV	CHANGE LIST		Model ZQE/G M/B BOARD		
					Page	From	To
ZQZ	M/B	A	First Release		1	1A	3A
					2	1A	3A
					3	1A	3A
		B	111220: page26--Change PR44 net from +3VPCU_SRC name to VL		4	1A	3A
			111220: Change all TP footprint to TP2650		5	1A	3A
			111226: page25--Change PR20 value from 20_1206ohm to 22_8ohm		6	1A	3A
			Change PR12 value from 7.5ohm to 10ohm		7	1A	3A
			page26&27--Change PC73, PC79, PC80, PC90 value from 0.1u_6 to 2200p_4		8	1A	3A
			111228: page20--Add R447, R448, Q26, Q27		9	1A	3A
			111230: page23--Swap PDAT_SMB and PCLK_SMB		10	1A	3A
			120103: page24--Change TP26 from U4.105 to U4.22		11	1A	3A
			Change net CPUFAN# from U4.22 to U4.105		12	1A	3A
			120104: Change PQ22,PQ23,PQ24,PQ25,PQ26,PQ27,PQ28,PQ29,PQ30,PQ31,PQ36,PQ38,,PQ39,		13	1A	3A
			PQ40,PQ43,PQ44 footprint to wdfn5-3_05x3_05-65		14	1A	3A
			120104: page13--Swap INT_EDIDCLK from CN1.32 to CN1.33		15	1A	3A
			Swap INT_EDIDDATA from CN1.33 to CN1.32		16	1A	3A
			Change SW1, SW2, SW3 footprint from sw-tc017-ps11bt-6p-smt to SW-TC901-AA1G-A160T-6P		17	1A	3A
			R30, R28, Q2, Q3 unstuff, R21 stuff		18	1A	3A
			page10--Add R449, R450, R451		19	1A	3A
			Add net N30960722		20	1A	3A
			120106: page26--Remove PR74		21	1A	3A
			page24--Remove net POWERSMAR_SW and add TP97		22	1A	3A
			page24--Remove net POWERSMARTLED and add TP95		23	1A	3A
			page24--Remove net +0.75V_ON and add TP96		24	1A	3A
			page28--Change PR149 value from 0_4 ohm to 422K_4 ohm		25	1A	3A
			page28--Remove PR154 and Add PC118		26	1A	3A
			page28--Add net +1.1V_S5_EN to EC and add R452		27	1A	3A
			page24--Connect net SML1ALERT# to EC and add R453		28	1A	3A
			120109: page26--Change C27 and C31 from10P_4 to 15p_4		29	1A	3A
			120109: page25--PR20 No change		30	1A	3A
			120109: page25--Change PC11 from 0.1u/50V_6 to 47n/50V_6		31	1A	3A
			120109: page25--PR12 no Change		32	1A	3A
			120109:Remove JP9, JP3, JP12, JP3, JP10, JP11, JP13, JP14, JP7, JP1, JP2, JP4, JP5, JP6		33	1A	3A
			120110:page25--Change PR28 from 4.7_6 to 2.2_6, Change PC9 from 680p/50V_6 to 1000p/50V_4		34	1A	3A
			120110:page26--Change PR153 from 4.7_6 to 2.2_6, Change PC93 from 680p/50V_6 to 1000p/50V_4		35	1A	3A
			120110:page30--Change PR159 from 4.7_6 to 2.2_6, Change PC115 from 680p/50V_6 to 1000p/50V_4		36	1A	3A
			120110:page13--Change L14, L17, L23 from BLM18BA470SN1_6 to BLM18BB750SN1D		37	1A	3A
			120110:page13--Change C398 from .1u_10V_4 to 1000p/50V_4		38	1A	3A
			120110:page9--Change R364 from 22_4 to 33_4 -->for slewrate issue		39	1A	3A
			120111:page16--modify surge solution and change D14 P/N from CY003100Z06 to CY231T20Z00		40	1A	3A
			120111:page10--Connect R451 net from FCH_SPI_CS0# to SPI_CS		41	1A	3A
			120111:page14--Add C517 for hdmi detect issue		42	1A	3A
			120111:page16--Change R196 footprint to 0805		43	1A	3A
			120112:page09--Change R359 from 22_4 to 33_4-->follow vender suggestion		44	1A	3A
			120112:page24--Change R110, R112, R116, R114 from 10k to 4.7k-->follow vender suggestion		45	1A	3A
			120112:Change PQ24, PQ26, PQ28, PQ29, PQ44 P/N from BAM74100001 to BAM15280000		46	1A	3A
			120112:Change PQ25, PQ27, PQ30, PQ31, PQ43 P/N from BAM77020000 to BAM15950000		47	1A	3A
			120112:Change PQ32, PQ34 P/N from BAM14480000 to BAM03J60000		48	1A	3A
			120112:Change PQ33, PQ35 P/N from BAM17180000 to BAM03K50000		49	1A	3A
			120113:page25--Change PD1 P/N to BC1N4148Z00		50	1A	3A
			120113:page16--Change Change L31 P/N from CX08T601010 to CX8AG601003		51	1A	3A
			120113:page26--Change PC101, PC104 P/N from CC73301MZB2 to CC73301MZ00		52	1A	3A
			120217:page22--Change R180, R182 from 255 to 590ohm		53	1A	3A
			120217:page22--Change R1 from 100 to 80.6ohm		54	1A	3A
			120217:page23,24--Change SW1, SW2, SW3 from DHP00AC1G01 to DHP00532W00				
		C	120221:page21-C303 unstuff				
			120221:page21-BT component unstuff				
			120221:page22-Change R185 from422 to 255ohm				
			120221:page24-chage SW1 P/N from DHP00AC1G01 to DHP00533B00				
			120221:page13-Remove L3				
			120221:page21-Remove L27, RP5, RP6, L26, L30, L28				
			120221:page17-Add IOAC circuit, R454, Q28, C518, R455,U23, R456, R457,, R460				
			Add Net WLAN_OFF, WLAN_OFF_R, IOAC_LANPWR#, PLTRST#_R, IOAC_RST#				
			120221:page24-Add R458, Add net PLTRST#_C				
			120221:page18-Add R459				
			120223:page9-Remove RP3,RP4, AddR461, R462, R463, R464				
			120223:page14-Change R88, R94, R103, R109 value from 100 to 120ohm and stuff				
			120223:page17-Add Q29, Q30, Add net PCIE_REQ_WLAN#_R, PCIE_WAKE#_WLAN_R				
ZQZ				ZQZ	PCBA NO.	REV:	DOC. NO :
APPROVED BY : Spruce Wu				CHECK BY :Martin Tsai	DRAWING BY : Allen Hsu	DATE :	SHEET 1



Size

Document Number

CHANGE LIST -

Date: Thursday, February 23, 2012

Rev

1A

Sheet 32 of 32

Quanta Computer Inc.
PROJECT : ZQZ



Quanta Computer Inc.
PROJECT : ZQZ

Size	Document Number	Rev
	CHANGE LIST -	1A
Date:	Thursday, February 23, 2012	Sheet 32 of 32