



ZHG SYSTEM DIAGRAM



[illegible]

Power Sequence







Hudson M3L SMBUS

A68M SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD26 AE25	DDR / WLAN / 3G / Image Sensor
SCLK1 SDATA1 (+3V_S5)	T7 R7	Not used
SMB_EC_CLK SMB_EC_DAT (+3V_S5)	H19 G19	Charger / Battery
SB_SCLK3 SB_SDAT3 (+3V_S5)	G22 G21	APU

KBC(EC) SMBUS

NPCE885 SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	70 69	Battery / Charger
APU_SIC_EC APU_SID_EC (+3VPCU)	67 68	APU





	3	2	1	0	DP AUX+	DP AUX-
HDMI	CH0	CH1	CH2	CH3	DDC Clock	DDC Data
LVDS Panel	CH0	CH1	CH2	CH3	DDC Clock	DDC Data
eDP Panel	ML3	ML2	ML1	ML0	AUX+	AUX-

The diagram illustrates the power and ground connections for the FT1_ONTARIO board. It is organized into three main sections: +5VDCORE, +1.5VSUS, and +1.5VDCORE. The +5VDCORE section includes a 11A 440mil viax22 connector and a 10A 400mil viax20 connector. The +1.5VSUS section includes a 2A 80mil viax4 connector. The board features various connectors (ES, FS, F7, GS, HS, H7, J6, J8, J7, M6, M8, N2, N4, R8, E8, E11, E13, F9, F12, G14, H8, H12, K11, K12, L10, L12, L14, M11, M12, M13, M14, N10, N12, N14, N15, P13, C16, G19, E17, J16, L16, L19, N16, R16, R19, W18, U16) and a power connector (PWR). The board is labeled FT1_ONTARIO.

+5VDCORE

11A 440mil viax22

ES, VDDIO_CPU_1
FS, VDDIO_CPU_2
F7, VDDIO_CPU_4
GS, VDDIO_CPU_5
HS, VDDIO_CPU_7
H7, VDDIO_CPU_8
J6, VDDIO_CPU_9
J8, VDDIO_CPU_10
J7, VDDIO_CPU_11
M6, VDDIO_CPU_12
M8, VDDIO_CPU_13
N2, VDDIO_CPU_14
R8, VDDIO_CPU_15

+NBCORE

10A 400mil viax20





E8, VDDIO_NB_1
E11, VDDIO_NB_2
E13, VDDIO_NB_3
F9, VDDIO_NB_4
F12, VDDIO_NB_5
G14, VDDIO_NB_6
H8, VDDIO_NB_7
H12, VDDIO_NB_8
K11, VDDIO_NB_9
K12, VDDIO_NB_10
L10, VDDIO_NB_11
L12, VDDIO_NB_12
L14, VDDIO_NB_13
M11, VDDIO_NB_14
M12, VDDIO_NB_15
M13, VDDIO_NB_16
M14, VDDIO_NB_17
N10, VDDIO_NB_18
N12, VDDIO_NB_19
N14, VDDIO_NB_20
N15, VDDIO_NB_21
P13, VDDIO_NB_22


+1.5VSUS


2A 80mil viax4

C16, VDDIO_MEM_5_1
G19, VDDIO_MEM_5_2
E17, VDDIO_MEM_5_3
J16, VDDIO_MEM_5_4
L16, VDDIO_MEM_5_5
L19, VDDIO_MEM_5_6
N16, VDDIO_MEM_5_7
R16, VDDIO_MEM_5_8
R19, VDDIO_MEM_5_9
W18, VDDIO_MEM_5_10
U16, VDDIO_MEM_5_11






FT1_ONTARIO








Note: LLB#, WAKE# and PWR_BTN need pull up to +3VPU only if S5 mode is supported




EC	FCH	Device	I2C_Device(S)
I2Ce_1(M)	I2Cf_2(M)	Charger	Battery
I2Ce_2(M)		APU	
I2Ce_3(M)			
	I2Cf_3(M)	APU	
	I2Cf_1(M)		
	I2Cf_0(M)	DDR	WLAN/3G
		Image Sensor	S0


EC will Conflict with FCH.
Do not mount

To Azalia






RTC Circuitry(RTC)




For EMI




SS_CORE_EN is necessary to connect enable pin of +3VPU/+5VPU regulator for SS+ mode implementation

INTRUDER_ALERT# Left not connected (FCH has 50-kohm internal pull-up to VBAT).



STRAPS PINS


OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


System PWR_OK



FCH PWRGD CKT


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


HALL IC (HSR)




LCD POWER SWITCH (LDS)




CAMERA POWER (CCD)




LCD MODULE (LDS)




CRT(CRT)





eDP (LDS)





HDMI (HDM)




EMI reserve for HDMI




SDVO I2C Control (HDM)




LAN (LAN)





TRANSFORMER (LAN)





RJ45 Connector (LAN)




Mini Card 1 (MPC)




Mini Card 2 (MNC)




MultiMedia SIM (MNC)



Codec ALC271X (ADO)




EARPHONE (AMP)




Power (ADO)


Demodulation Filter




Mute (ADO)




Internal Speaker (AMP)




GND(ADO)




Internal Analog MIC (AMP)



2.5" SATA HDD (HDD)




Power Sequence Connector(CPU)




1	GND	11	SUSON	21	VRON
2	NBSWON#	12	MAINON	22	RESERVE
3	S5_ON	13	RESERVE	23	CPU_COREPG
4	RESERVE	14	RESERVE	24	PWROK_EC
5	RESERVE	15	RESERVE	25	RESERVE
6	RESERVE	16	RESERVE	26	APU_PWRGD
7	PCH_RSMRST#	17	RESERVE	27	RESERVE
8	DNBSWON#	18	RESERVE	28	LDT_RST#
9	SUSC#	19	RESERVE	29	A_RST#_R
10	SUSB#	20	HWPG	30	RESERVE


LED DB (UIF)




Stitching Cap(EMC)




POWER LED(UIF)




USB Left (USB)




IO D/B (UIF)




HOLE(OTH)





POWER M/B (DCD)




KEYBOARD (KBC)




CPU FAN CTRL(THM)





TOUCH PAD (TPD)



TPM (TPM)







+5VPCU
5 Volt +/- 5%
TDC : 5A
PEAK : 6.6A
OCP : 8A
Width : 200mil

+3VPCU
3.3Volt +/- 5%
TDC : 5.02A
PEAK : 6.3A
OCP : 7.5A
Width : 200mil

OCP:8A
L(ripple current)
=(9-5)*5/(2.2u*0.4M*9)
=2.525A
Iocp=8-(2.525/2)=6.74A
Vth=6.74A*14mOhm=94.32mV
R(Ilim)=(94.32mV*10)/10uA
=94.32K

OCP:7.5A
L(ripple current)
=(9-3.3)*3.3/(2.2u*0.5M*9)
~1.9A
Iocp=7.5-(1.9/2)=6.55A
Vth=6.55A*14mOhm=91.7mV
R(Ilim)=(91.7mV*10)/10uA
~91K


+3VSUS
TDC : 1.426A
PEAK : 1.9A
Width : 60mil

+3V_S5
TDC : 0.62A
PEAK : 0.84A
Width : 40mil


+5V_S5
TDC : 1.88A
PEAK : 2.5A
Width : 80mil

+5V
TDC : 3.08A
PEAK : 4.1A
Width : 120mil

+3V
TDC : 2.48A
PEAK : 3.3A
Width : 100mil




(DCD)



```
OCP=5A
L ripple current
=(19-1.1)*1.1/(2.2u*290k*19)
=1.624A
Vtrip=5-(1.624/2)*14mohm
=0.058629V
Rlimit=0.058629/10uA*8=46.9Kohm
```


+1.1V
TDC : 2.73A
PEAK : 3.64A
Width : 120mil

(DCD)



OCP=3A
L ripple current
 $= (19 - 1.05) * 1.05 / (2.2u * 290k * 19)$
 $= 1.555A$
 $V_{trip} = 3 - (1.555 / 2) * 14mohm$
 $= 0.03111V$
 $R_{limit} = 0.03111 / 10uA * 8 = 24.89kohm$

(DCD)



OCP=10A
L ripple current
= $(19-1.5) \cdot 1.5 / (1\mu \cdot 400k \cdot 19)$
=3.454A
 $V_{trip} = 10 - (3.454/2) \cdot 14mohm$
=0.1158V
 $R_{limit} = 0.1158 / 10\mu A \cdot 8 = 92.657Kohm$

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



Quanta Computer Inc.
PROJECT : ZHG

Size	Document Number	Rev
	DDR 1.5V(TPS51216)	1A
Date:	Tuesday, January 10, 2012	Sheet 26 of 28

MODEL	REV	CHANGE LIST	Model	ZHG MB BOARD		
			Page	From	To	
ZHG M/B	A	First Release	1	1A		
			2	1A		
			3	1A		
	B	Add R3439 Del R237, R204, R222 Change CN3016, CN3017, CN3018 footprint and PN Change PC101, PC104 PN Change CN3015, CN3006, CN3004 footprint SWAP RP9, RP10 Add R3440, R3441, R3442, C6239, C6240, C6241 Del TP53, TP15, TP14, TP24 Change PR20 PN and footprint, PR12 PN Add R3443, R3444, R3446, R3445 Update CN16, CN3011 PN Update CN16, CN3011 footprint Change PC73, PC79, PC80, PC82, PC83, PC90 footprint Swap CP3001, CP3002, CP3003, CP3004, CP3005, CP3006 pin Change CN3001 PN and footprint. Delete R3031, C3036, C3021 Delete C3057, C3064, C3062, C3060, C3056, C3061 Add R3447, R3448 Delete TP21, TP11 Add R3449 and change CN3008 PN and footprint Swap CN3001, RP8 Change CN3017, CN3016 PN Delete R113, R125 Change R3289 to 0ohm Swap Q3030 pin define PU Board_ID3 and Board_ID2, modify CN3008 net Delete R3009 Change C3013 to 1uF Add R3450, R3451 Change CN3003 pin define Swap L3026 Change R142 to 100K Delete R3435, C3260. Change CN3008 PN and footprint Delete R3272, Q3019, R3256, R3270, TP18, TP25, TP28 and add Q3036, Q3035, R3452 Add PQ45, PR162, SW2, R3453, RP11, D3022 Delete R3438 Unstaff D10, D54, D55, R242, R206 and staff R369, R223, Q3033, RN3001 Modify CN3003 and U4 pin define Add Q3037 Unify the value, function code, P/N, description	Delete T6, T15, R215, R202, Q12, R3425, R3426 Add R3454, PQ46, C6242 Add HOLE Update CN3015 PN Change CN3008 pin define Change CN3006 footprint Add R3460, C6243, R3457, R3459, R3455, R3456, Q3038, R3458, R3461 and reserve IOAC function Change Y3 footprint and staff R371 Update U17, CN3015, CN14, CN3001 P/N Change CN3006 footprint Add R3462, Q3039 Delete R163, RT1, R3459 Add L3029~L3035, R3463~3476 for EMI Unstaff C418 Staff R3418, R3200, R3434, R3439 Change CN3008 PN and footprint Staff R115 Delete CN3007 power trace for layout Add PQ47, PQ48, PR163, PR165, PR164, PC118 Delete TP29 and add net 1.1V_S5_EN Add R3477, R3478 Modify LVDS common choke pin define Add TP63~TP70 for layout Remove G2, G3 and add T3051, T3052 Change Y3, C3041 footprint Modify PU2 pin define Change PR3, PR20, PR12, PC11 PN Add EC1~EC10 for RF Add EC11~EC18 for EMI Add R3479 and C6244, R3480, R3481 Delete EC7, EC8, EC10, EC4, PAD3 Staff PR154, R3480 and unstaff PR149 Staff R206 and unstaff R223	4	1A	
			5	1A		
			6	1A		
			7	1A		
			8	1A		
			9	1A		
			10	1A		
			11	1A		
			12	1A		
			13	1A		
			14	1A		
			15	1A		
			16	1A		
			17	1A		
			18	1A		
			19	1A		
			20	1A		
			21	1A		
			22	1A		
			23	1A		
			24	1A		
			25	1A		
			26	1A		
			27	1A		
			28	1A		
			29			
			30			
			31			
			32			
			33			
			34			
			35			
			36			
			37			
			38			
			39			
			40			
			41			

ZHG	PCBA NO : 31ZHGMB0000	REV: A	DOC. NO : 206
APPROVED BY : Edison Huang	CHECK BY : Kevin Hsieh	DRAWING BY : Benson Yo	DATE : 2012/01/10



Quanta Computer Inc.
PROJECT : ZHG

Size

Document Number

Rev

CHANGE LIST

1A

Date: Tuesday, January 10, 2012

Sheet 28 of 28