


VA70HW BLOCK DIAGRAM



POWER

CPU VCORE	PAGE 80
SYSTEM, +3V, +5V	PAGE 81
+VCCP & +VCCP_VT	PAGE 82
DDR & VTT	PAGE 83
2.5V & 1.5VS & 1.1VS	PAGE 84
SMART CHARGER	PAGE 88
POWER DETECT	PAGE 90
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

VGA POWER

GPU VCORE	PAGE 80
+1.05VS_VGA	
+3VS_VGA	
+12VS_VGA	
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

Power Rails

Sleep State	RTC	VA	VSUS	VS
S0	ON	ON	ON	ON
S3	ON	ON	ON	OFF
S4	ON	ON	ON	OFF
S5/ AC	ON	ON	ON	OFF
S5/ DC	ON	ON	OFF	OFF

PCIe Port

PCIe_P1	CARDREADER
PCIe_P2	mSATA
PCIe_P3	Mini CARD (WLAN)
PCIe_P4	LAN
PCIe_P5	
PCIe_P6	

USB20 PORT

USB P00	External MB
USB P01	External MB
USB P02	External DB
USB P03	
USB P04	
USB P05	WiFi
USB P08	Camera
USB P09	External DB
USB P10	BT
USB P11	PCIe/mSATA
USB P12	
USB P13	

SATA PORT

SATA P0	HDD 1
SATA P1	
SATA P2	ODD
SATA P3	
SATA P4	mSATA
SATA P5	HDD 2

IO BOARD

USB PORT3	HP_OUT
USB PORT9	MIC IN

PWR BOARD

POWER Button
POWER LED
LID SW

PEGATRON Title : BLOCK DIAGRAM

BU1-RD Div.1-HW RD Dept.1

Engineer: Wing_Cheng

Size	Project Name	Rev
Custom	VA70_HW	1.0
Date: Monday, February 04, 2013	Sheet 1 of 96	

R1.2 2012/11/26
reserved for 2014 processor

R1.2 2012/11/08
cost down 0ohm

R1.0 PU/PD for JTAG signals


R1.2 2012/10/29
option changed from /non_FDI
R1.2 2012/12/06
remove R0436~R0439 for GDDR5

R1.2 2012/10/29
option changed from /FDI

R1.2 2012/11/27
design guide and check list use 1%
Intel CRB 1%

Intel MOW WW14:
change R0449, R0450 value

Power good for +1.35V_VCCDDQ (delay > 15ns)
Processor may be damaged if VIH exceeds the maximum voltage for extended periods.
SM_DRAMPWRK VIH MAX = 1.0V ; VIH MIN=0.45*VDDQ




Decoupling guide from Intel (SPEC)
VDDQ 22uF * 11 pcs (stuff)
10uF * 10 pcs (stuff)
330uF * 2 pcs (stuff)


Decoupling guide from Intel (SPEC)
+VCORE 10uF * 11pcs (stuff)
22uF * 19pcs (stuff)
470uF * 4pcs (stuff)

Decoupling guide from Intel (EE)
VDDQ 22uF * 2pcs (stuff)
10uF * 2pcs (stuff)
330uF * 1pcs (stuff)


Decoupling guide from Intel (EE)
+VCORE 10uF * 11 pcs (stuff)
22uF * 19 pcs (stuff)
470uF * 5 pcs (stuff)


Default: no support
S3 power reduction







PEGATRON		Title : CPU(4)_PWR	
PEGATRON COMPUTER INC		Engineer: Wing_Cheng	
Size	Project Name		Rev
C	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	7 of 95






PEGATRON		Title : NB(3)_****	
PEGATRON COMPUTER INC		Engineer: Wing_Cheng	
Size	Project Name		Rev
C	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	10 of 96




DDR3L Vref

M3: CPU driven VREF path is stuffed be default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off



Intel 0203
M3+M1: Default Recommendation




+1.35V_DDR3 +1.35V_DDR3 16,17

+V_VREF_CA_DIMM0 +V_VREF_CA_DIMM0 16

+V_VREF_DQ_DIMM0 +V_VREF_DQ_DIMM0 5,16









+V_VREF_CA_DIMM1 +V_VREF_CA_DIMM1 17

+V_VREF_DQ_DIMM1 +V_VREF_DQ_DIMM1 5,17







R1.4--2

PEGATRON		Title : VID Controller	
PEGATRON COMPUTER INC		Engineer: Wing_Cheng	
Size	Project Name		Rev
C	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	19 of 95



SATA0GP的pull up電阻，參考線路(43K ohm)和check list(10K ohm))寫的不同??先照參考線路





R1.2 2012/10/29
option changed from /non_FDI_@
R1.2 2012/12/06
remove R2335~R2337, R2339~R2341, JP2304~JP2306 for GDDR5

R1.2 2012/10/29
option changed from /FDI
R1.2 2012/12/19
option changed from /non_RETINA
R1.3 2013/1/8
R2332~R2334 are removed

R1.2 2012/10/29
option changed from /FDI
R1.2 2012/12/19
option changed from /non_RETINA

R1.2 2012/11/27
follow intel design guide remove R2348 for GDDR5
co-lay with R2332
R1.2 2012/12/19
option changed from /non_RETINA

R1.2 2012/10/29
option changed from /non_FDI
R1.2 2012/12/06
remove R2338, R2329~R2331, R2349 for GDDR5

R1.2 2012/11/27
follow intel design guide


CRT Disable: (For discrete graphic)

1. NC:
CRT_R,CRT_G,CRT_B
CRT_HSYCN,CRT_VSYN
2. 1KΩ+-5% pull-down to GND:
3. Connected to GND:
CRT_ITRN
DAC_IREF
4. Connect to +V3.3:
VCCADAC

BBS_BIT0,BBS_BIT1 : Boot BIOS Strap

BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI (PCH) DEFAULT


Sampled on rising edge of PWROK.



STP_A16OVR: A16 swap override Strap/ Top-Block swap override jumper

Low=Enabled A16 swap override/
Top-Block swap override


High=Default




Strap information:

There signals have a weak internal pull down


DDPB_CTRLDATA: "0" = Port is not detected; "1" = Port is detected
DDPC_CTRLDATA: "0" = Port is not detected; "1" = Port is detected
DDPD_CTRLDATA: "0" = Port is not detected; "1" = Port is detected





USB PORT

USB P00	External 2.0/3.0
USB P01	External 2.0/3.0
USB P02	External 2.0
USB P03	
USB P04	
USB P05	Wifi
USB P07	
USB P08	Camera
USB P09	External 2.0
USB P10	BT
USB P11	PCIe/mSATA
USB P12	
USB P13	



Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Table 1-5. Mobile Lynx Point SKUs Flexible I/O Map

SKU	High Speed I/O Ports																	
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15	Port 16	Port 17	Port 18
QM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	USB 3.0 Port 5	USB 3.0 Port 6	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3	SATA 6Gb/s Port 4	SATA 6Gb/s Port 5	SATA 6Gb/s Port 6
HM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	USB 3.0 Port 5	USB 3.0 Port 6	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3	SATA 6Gb/s Port 4	SATA 6Gb/s Port 5	SATA 6Gb/s Port 6
HM86	USB 3.0 Port 1	USB 3.0 Port 2	NA	NA	USB 3.0 Port 5	USB 3.0 Port 6	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3	NA	SATA 6Gb/s Port 5	NA


NOTES:

- Ports listed with NA are not available and are disabled.




Functional Strap Definitions
 Usage: TLS Confidentiality (Intel Crypto Transport Layer Security)
 *0 = Disable
 *1 = Enable

Functional Strap Definitions
 Usage: Reserved
 The signal has a weak internal pull-down.
 NOTES:
 1. The normal pull-down is disabled after IRTSTR0 deasserts.
 2. This signal should not be pulled high when strap is sampled








```
GPIO change:
C10_PLUG_EVENT/PCIE_WAKE#/OP_SD#/DDR_VOLT_SEL
PCB_ID2
```





```
USB3 Port 3 PCIE Port2 Mode (USB3P3_PCIEP2_MODE)
USB3p3_tach6_gp70 pin is a '0', then Root Port 2 is
assigned to USB3 Port 3, else it is assigned to PCI Express.


USB3 Port 2 PCIE Port1 Mode (USB3P2_PCIEP1_MODE)
USB3p2_tach7_gp71 pin is a '0', then Root Port 1 is
assigned to USB3 Port 2, else it is assigned to PCI Express.
```







DCPSUS1 : DCPSUS2(27 Pin) : DCPSUS3:
 If INTVRMEN is strapped high then power to this well is supplied internally
 and this pin should be left as no connect.
 If INTVRMEN is strapped low then power to this well must be supplied by an
 external 1.05 V suspend rail.
 Note: External VR mode applies to Mobile Only.
 (shark bay GaryReff schematic 481356)







+3VSUS			+3VS	16, 17, 20, 21, 22, 23, 25, 26, 27, 30, 33, 37, 38, 39, 40, 41, 43, 47, 48, 49, 53, 55, 60, 63, 65, 66, 91, 92
+12VS			+12VS	39, 41, 63, 91
+12VSUS			+12VSUS	22, 33, 55, 60, 81, 91
+3VM_SPI			+3VM_SPI	27
+3VSUS			+3VSUS	4, 22, 23, 27, 30, 33, 43, 61, 81, 92



```

ROM setting:
Configuration 1. ITE HSPI -> short J2803 pin2 & 3
                  and no stuff U2801,U2802
Configuration 2. One ROM solution -> short J2803 pin1&2
                  and no stuff U2802 ; stuff U2801(BIOS+ME)
Configuration 3. Two ROM solution -> short J2803 pin1&2 , J2802 pin2&3
                  Stuff U2801(ME), Stuff U2802(BIOS)

```

SMBus Link device

- eDP
- WLAN
- CPU XDP
- PCH XDP

+3VSUS

+3VS

+12VS

RN2801A 4.7KOHM

RN2801B 4.7KOHM

Q2801A UM6K1N

Q2801B UM6K1N

21 SCL_3A

6 1

21 SDA_3A

3 4

SMB_CLK_S 16,17,48,53,55

SMB_DAT_S 16,17,48,53,55

+3VS

+12VS

R2820 00hm

R2819 00hm

Q2802A UM6K1N

Q2802B UM6K1N

30,49,74 SMB1_CLK 21

30,49,74 SMB1_DAT 21

SMB1_CLK 21

SMB1_DAT 21

R1.2 2012/10/29
option changed from /non_FDI_@

R1.2 2012/11/28
R2822, R2823 are removed

SCL_VGA 30,49,74

SDA_VGA 30,49,74

+3VS ANX621

R1.2 2012/10/29
option changed from /non_FDI_@
R1.2 2012/11/28
R2822, R2823 are removed

PEGATRON		Title : <u>PCH(9)_SPI,SMB</u>	
PEGATRON COMPUTER INC		Engineer: <u>Wing_Cheng</u>	
Size C	Project Name VA70_HW	Rev 1.0	
Date: <u>Friday, January 18, 2013</u>		Sheet	<u>28</u> of <u>96</u>

	5	4	3	2	1
D					
C					
B					
A					

PEGATRON		Title : CLK_JCS9LRS3197	
PEGATRON COMPUTER INC		Engineer: Wing_Cheng	
Size Custom	Project Name VA70_HW		Rev 1.0
Date: Friday, January 18, 2013		Sheet 29 of 96	

+3VA_EC 38.47
+3V5 18.17,20.21,22.23,25,26,27,28,30,37,38,39,40,41,43,47,48,49,53,55,60,63,65,66,91,92
+3V5B 4.22,23,27,28,30,43,61,81,92
+3VA 20.27,65,66,81,68,93

R1.2 2012/11/08
cost down 0ohm

R1.2 2012/11/08
cost down 0ohm
R1.2 2012/11/28
change to 33ohm for Intel check list
R1.2 2012/12/07
R3056~R3059 are replaced by SP3014, SP3019, SP3020
R1.2 2012/12/17
SP3014, SP3015, SP3019, SP3020 are replaced by 0ohm

Cloud=12.SPF
place close to EC

non-Share ROM

Share ROM

need to check ROM P/N



T3010
1
AC_IN_OC 90
T3010
1
M_VREF 83

R1.2 2012/11/06
工販要求增加

R1.2 2012/11/08
follow MA50

R1.2 2012/12/05
R3065 changed to 0

R1.2 2012/11/30
cost down



R1.2 2012/10/29
pin 46-48 has been connected together.

R1.2 2012/11/08
cost down 0.0011

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13







R1.1 10/13 10/13

R1.1 10/13 10/13



R1.1 10/13 10/13

R1.1 10/13 10/13

R1.1 10/13 10/13






PEGATRON Title : LAN RTL8111			
B01-18W RD Ch2-18W RD Dap.3		Engineer: Wing Cheng	
Rev	Project Name	Rev	Rev
0	VA70 HW	0	0
Rev	Rev	Rev	Rev
0	0	0	0



FAE suggestion 1003

Co-Layout




<Variant Name>			
PEGATRON		Title : RJ45 RJ11	
BG1 CSC-HW R&D Dept.5		Engineer: Wing Cheng	
Size	Project Name		Rev
Custom	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	34 of 95

R1.2 2012/10/29
All components options changed from /non_FDI

R1.2 2012/12/06
remove U3501 for GDDR5

<Variant Name>
PEGATRON Title : SP to VGA
Rev: CISC HW R&D Dept Engineer: Wing_Cheng
Rev
Custom Project Name VA70 HW Rev
Date: Friday, January 18, 2013 Sheet 35 of 61





LVDS

CH A

CH B


eDP




LVDS/eDP control signal


LVDS/EDP共用pin

LVDS/EDP共用pin



USB Camera






Close to connector and do T routing

R3910, R3911, R3912, R3913, R3914, R3915, R3916, R3917
Intel design guide : 680ohm /UMA
NV reference schematics : 499ohm /DGPUO

R1.2 2012/12/03
L3901~L3904 are changed to 90ohm for layout to change footprint
0ohm are removed cause they can't co-lay with new footprint
R1.2 2012/12/04
L3903, L3902 pin mapping changed
Add RN3901~RN3904 for layout
R1.2 2012/12/11
changed to 45ohm
R1.3 2013/1/15
changed to 67ohm
R1.3 2013/1/16
L3901~L3904 are swapped




EMI suggestion 0922



EMI suggestion 0922

EMI suggestion 0922

EMI solution




HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible




EMI solution


RN3905, RN3906
Intel design guide: 2.2K ohm /UMA
NV reference schematics: 4.7K ohm /DGPUO



R1.0 0106
HDMI HPD Cost Reduced Level Shifter Design Recommendation

	24	PCIE_TXN1_CR	[24]	23,25,26,27,28,30,33,37,39,41,43,45,47,49,51,53,55,60,63,65,66,91,92	PCIE_TXN1_CR	
	24	PCIE_TXN1_CR			PCIE_TXN1_CR	
	24	PCIE_RXP1_CR			PCIE_RXP1_CR	
	24	PCIE_RXN1_CR			PCIE_RXN1_CR	
21	CLK_PCIE_CR_PCH				CLK_PCIE_CR_PCH	
21	CLK_PCIE_CR#_PCH				CLK_PCIE_CR#_PCH	
21	CLK_REG0_CR#				CLK_REG0_CR#	
23,30,33,43,47,53,55,70	BUF_PLT_RST#				BUF_PLT_RST#	







Del Entry audio circuit

SR-8
0121-11




Del Entry audio circuit

SR-8
0121-11


PEGATRON		Title : AUDIO ALC269	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size	Project Name		Rev
Custom	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	45 of 96

Thermal Policy





PEGATRON		Title : RST_Reset Circuit	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Wing_Cheng	
Size B	Project Name VA70_HW		Rev 1.0
Date: Friday, January 25, 2013		Sheet	47 of 96

Touch Pad Button




要照SB5接ELAN_ALERT#，還是照JM50接EXT_SCI#

Keyboard



U5001 Close to CPU


temp setting : 97 degree



Plam Rest Thermal Sensor

PHILIP PMBS3904

Place in the center of Plamrest.




U4903 under palmrest


SMBUS addr=1001100x (98)

U4903: Remote(Local) thermal sensor,use remote mode.


R1.2-10

FAN





PEGATRON		Title : Realtek_RT55138	
BG1-HW RD Dw.2-NB RD Dept.5		Engineer: Wing_Cheng	
Size	Project Name		Rev
C	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	50 of 95





PEGATRON		Title : USB3.0 uPD720200	
BG1VHW1		Engineer: Wing_Cheng	
Size	Project Name		Rev
C	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	51 of 95







PEGATRON		Title : PCIE NEW CARD	
BU1-RD Div.1-HW RD Dept.1		Engineer: <i>Wing_Cheng</i>	
Size	Project Name		Rev
Custom	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	52 of 96

PCIE/mSATA

Select PCIE or mSATA IF select mSATA (only +3VAUX)




Follow SanDisk SSD U100 spec.
23 TXP
25 TXN
31 RXN
33 RXP






PEGATRON		Title : MINICARD (WUSB /UPCONVERT)	
BU1-RD Div.1+HW RD Dept.1		Engineer: <i>Wing_Cheng</i>	
Size	Project Name		Rev
Custom	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	54 of 96


Screw G x 2




Fix Hole H x 1




Fix Hole I x 1




POWER Button LED










R1.1 reverse PWR_CON01 and change pin 1~4 pin define 1024



LID Switch




R1.2 2012/11/28 cost down




HDD 1

9.5mm



HDD 2



12.5mm



ODD

ZERO POWER ODD SUPPORT

support Hokey turn off ODD power



PEGATRON Title : SATA HDD/ ODD

BU1-RD Div.1-HW RD Dept.1

Engineer: Wing_Cheng

Size
Custom

Project Name


VA70_HW

Rev
1.0


Date: Friday, January 18, 2013


Sheet 60 of 96

MB USB




IO Board






PEGATRON		Title : Camera/ BT/ FL CONN	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size Custom	Project Name VA70_HW		Rev 1.0
Date: Friday, January 18, 2013		Sheet	62 of 96

DC IN




Battery Connector




Discharge Circuit

Frank
0505 Follow EVEREST




VGA Discharge Circuit



Unmount +VGA_Vcore discharg


PWR BRD/ AMBIENT/ HALL CONN.



R1.2 2012/11/06
工廠要求增加

R1.2 2012/11/28
D6501 pin2 is connected


R1.0 remove VG70 POWER connector CON6503 0719



R1.2-28

change Power LED CON6503 circuit


DEBUG CARD CONN.




Debug port power is changed to +3VS

Frank
0425_modify Debug port
(add EXT_SMI#_C and INT_SERIRQ_C)
CR R1.0 change part for EOL. Joyoung0803
PS. Pin define is reverse.


Power LED




Charger LED




WLAN LED




HDD LED




CPU Screw B x 4



Screw A x 4 (PTH)




Screw hole R x 1




Screw hole T x 1




GPU Screw P x 2



Screw A x 2 (NPTH)




Fix hole D x 1




Fix hole N x 1




Screw hole Q x 6




Screw hole S x 2



WLAN NUT



PCH Local Side Symbol




PEGATRON Title : LED CIR/FN SCREW

BUI-RD Dw.1-HW RD Depl.1 Engineer: Wing Cheng

Size	Project Name	Rev
Custom	VA70 HW	1.0

Date: Friday, January 18, 2013 Sheet 66 of 86




PEGATRON		Title : G-Sensor TSH35TR	
BU1-RD Div.1-HW RD Dept.1		Engineer: <i>Wing_Cheng</i>	
Size A	Project Name		Rev 1.0
Date: Friday, January 18, 2013		Sheet	69 of 96


3 PEG_TXP[15:0]
3 PEG_TXN[15:0]
3 PEG_RXP[15:0]
3 PEG_RXN[15:0]

+1.05VS_VGA
+3VS_VGA

GPU BOM Optional Definition


@ => Unmount.
/DGPU => Optimus SKU.
/EGL => When N14E-GL is mounted, we need to mount this optional.
/PGV => When N14P-GV is mounted, we need to mount this optional.
/EGL_PGV => When N14E-GL or N14P-GV are mounted, we need to mount this optional.






VGA


+1.05VS_VGA 63,70,71,91
+3VS_VGA 63,70,71,74,75,87,91



X ' TAL




LVDS




20121214(E11)
Remove R7303, R7304, R7305, R7306, R7308, R7309, R7310, R7312, RN7301, RN7302 follow NV FAE recommend


HDMI



eDP



DVI



+3VS_VGA +3VS_VGA 63,70,71,72,74,75,87,91


20121221(E11)
Remove T7301, T7302, T7303, T7304 follow NV FAE recommend

IFPX channel

	N14E-GL Standard Mode	N14P-GV Combined Mode
IFPA	LVDS	LVDS(DP/DVI)
IFPB	LVDS	LVDS(DP/DVI)
IFPC	DP/HDMI	DP/HDMI
IFPD	DP/eDP	DP/eDP
IFPE	DP/DVI	X
IFPF	DP/DVI	X

GPIO Definition

	NV SPEC Standard mode DG_06246_001_V03	VA70_HW
GPIO14	IFPAB_HPD (LVDS)	NC
GPIO15	IFPC_HPD (HDMI)	NC
GPIO17	IFPD_HPD (eDP)	NC
GPIO18	IFPE_HPD (DVI)	NC
GPIO19	IFPF_HPD (DVI)	NC












+3VS_VGA
+1.35VS_VGA
+VGA_VCORE

+3VS_VGA 63,70,71,72,74,87,91
+1.35VS_VGA 63,71,76,77,78,79,84
+VGA_VCORE 63,87

XVDD	
EGL	floating
PGV	NC

U7001H 1019 XVDD	
CONFIGURABLE POWER CHANNELS	
XVDD_1	U1
XVDD_2	U2
XVDD_3	U3
XVDD_4	U4
XVDD_5	U5
XVDD_6	U6
XVDD_7	U7
XVDD_8	U8
XVDD_9	V1
XVDD_10	V2
XVDD_11	V3
XVDD_12	V4
XVDD_13	V5
XVDD_14	V6
XVDD_15	V7
XVDD_16	V8
XVDD_17	W2
XVDD_18	W3
XVDD_19	W4
XVDD_20	W5
XVDD_21	W6
XVDD_22	W7
XVDD_23	V1
XVDD_24	V2
XVDD_25	V3
XVDD_26	V4
XVDD_27	V5
XVDD_28	V6
XVDD_29	V7
XVDD_30	V8
XVDD_31	AA1
XVDD_32	AA2
XVDD_33	AA3
XVDD_34	AA4
XVDD_35	AA5
XVDD_36	AA6
XVDD_37	AA7
XVDD_38	AA8

N14P-GT1 /DGPU





CALIBRATION PIN		DDR3	DDR5
FB_CAL_PD_VDDQ		40	40.2
FB_CAL_PD_GND		40.2	40.2
FB_CAL_TERM_GND		51.1	50.4

+1.35VS_VGA +1.35VS_VGA 63,71,75,77,78,79,84

Byte 2





EN/DEM	Function
VDD	Diode-emulation
GND	CCM

<Variant Name>

PEGATRON Title : POWER_DDR & VTT


Engineer: *Alex*

Size	Project Name	Rev
Custom	VP70HW	1.1

Date: Friday, January 18, 2013 Sheet 83 of 94

<Variant Name>


PEGATRON		Title :	POWER_1.5VS
		Engineer:	Alex
Size	Project Name	VP70HW	Rev
C			1.1
Date:	Friday, January 18, 2013	Sheet	84 of 94



	one phase	two phase
R8723	39K	20K
R8721	30K	20K
R8716	3K	2K
R8713	27K	18K
C8703	>1.8nF	2.7nF
Vmin	0.65V	0.6V
Vmax	1.15V	1.2V
Vboot	0.9V	0.9V
optional naming	(N1.44-GL)	(N1.44-GL2)



BATTERY CHARGER



<Variant Name>

PEGATRON Title : POWER_CHARGER

Engineer: *Alex*



Size	Project Name	Rev
------	--------------	-----

Custom	VP70HW	1.1
--------	---------------	-----

Date: Friday, January 18, 2013 Sheet 88 of 15

ADAPTER IN DETECT

BATTERY IN DETECT




<Variant Name>


PEGATRON Title : **POWER_DETECT**
Engineer: **Alex**

Size	Project Name	Rev
Custom	VP70HW	1.1
Date: Friday, January 18, 2013	Sheet 90 of 99	



SUSC#_PWR POWER



DSC#_PWR POWER(dGPU)

[illegible]

POWER GOOD DETECTOR



<Variant Name>

PEGATRON Title : **POWER_PROTECT**
 Engineer: **Alex**

Size Custom	Project Name VP70HW	Rev 1.1
Date: Friday, January 18, 2013	Sheet 92	of 94



FOR POWER TEST

