

Poseidon

Schematics Document

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission


EV

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size A3	Document Number Poseidon 860M		Rev -1
Date: Tuesday, June 17, 2014	Sheet	1	of 102

A

Poseidon Board Block Diagram

Project code : 4PD02G010001
PCB NO : 14203
Revision : -2





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


EV

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Block Diagram			
Size Custom	Document Number		Rev
	Poseidon 860M		-1
Date:	Tuesday, June 17, 2014	Sheet 2 of	102

SSID = CPU




SM_DRAMPWROK Topology for platforms supporting Deep S3



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

SSID = CPU




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Title		
CPU (DDR)		
Size	Document Number	Rev
Custom	Poseidon 860M	-1
Date:	Tuesday, June 17, 2014	Sheet 5 of 102

SSID = CPU

PEG Static Lane Reversal

CFG2 1: Normal Operation; Lane # definition matches socket pin map definition
0: Lane Reversed




eDP Enable

CFG4 1: Disable
0: Enable


PCIe Port Bifurcation Straps

CFG[6:5] 11: x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8, x4, x4 - Device 1 functions 1 and 2 enabled




Reserved configuration lanes. A test point may be placed on the board for these lands.

CFG[19:7]



71.HASWE.D0U











71.HASWE.D0U

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


EV

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (CFG)		
Size Custom	Document Number	Rev -1
Date: Tuesday, June 17, 2014	Sheet 6	of 102

SSID = CPU




HASWELL-5-GP-NF
71.HASWE.D0U



17.36 PCH_PWROK >>>
BDW_CPU

For Broadwell Processor Compatibility




HASWELL-5-GP-NF
71.HASWE.D0U


SSID = CPU

HDMI


54 HDMI_DATA_CPU_N2
54 HDMI_DATA_CPU_P2
54 HDMI_DATA_CPU_N1
54 HDMI_DATA_CPU_P1
54 HDMI_DATA_CPU_N0
54 HDMI_DATA_CPU_P0
54 HDMI_DATA_CPU_N3
54 HDMI_DATA_CPU_P3



71.HASWE.D0U




Layout Note:
W/S: 20/25 Mil
CLOSE to CPU
Max Length : 100 Mil



EV

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CPU (DDI/EDP)					
Size	Document Number				Rev
A4	Poseidon 860M				-1
Date:	Tuesday, June 17, 2014		Sheet	8	of 102


SSID = CPU





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission








緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VSS)			
Size	Document Number	Rev	
Custom	Poseidon 860M	-1	
Date:	Tuesday, June 17, 2014	Sheet	9 of 102








For BOM cost saving,
Inductor can be replaced with Ohm resistor,
and remain capacitor placeholder.
1uF BSC must be stuffed




Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

SSID = MEMORY




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMM SPD Address is 0xA0
SO-DIMM TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMM SPD Address is 0xA2
SO-DIMM TS Address is 0x32



Layout Note:
Place these Caps near
SO-DIMMA.




Place these caps
close to VTT1 and
VTT2.

62.10024.S21

2nd = 62.10024.M31

3rd = 62.10024.Q61

SSID = MEMORY




Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA

Layout Note:
Place these Caps near
SO-DIMMB.

SODIMM B DECOUPLING



Place these caps
close to VTT1 and
VTT2.

62.10024.S61

2nd = 62.10024.M51

3rd = 62.10024.Q71

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM2			
Size	Document Number	Rev	
Custom	Poseidon 860M	-1	
Date:	Tuesday, June 17, 2014	Sheet 13 of	102

SSID = CPU

VGA DAC Disable Recommendations


Signal Name	Recommended Connection
VGA_RED, VGA_GREEN, VGA_BLUE	NC or GND
VGA_IRTN	GND
VGA_HSYNC, VGA_VSYNC	NC
DAC_IREF	GND
DDC_CLK, DDC_DATA	NC
VCCADAC	GND
VCCADACBG	GND



SSID = PCH

USB Table


Pair	Device
0	USB3.0(port0)
1	USB3.0(port1)
2	
3	Card Reader
4	CCD
5	Mini Card1 (WLAN)
6	TOUCH PANEL
7	
8	USB2.0
9	USB2.0
10	TOUCH PAD
11	
12	
13	



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV		A	
Title		CPU (PCI/USB)	
Size		Document Number	
Custom		Poseidon 860M	
Date: Tuesday, June 17, 2014		Sheet 16 of 102	
Rev		-1	

SSID = PCH





DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram shows a circuit connection. A red line labeled **DSWODVREN** is connected to pin 1 of a component labeled **R1706**. Pin 2 of **R1706** is connected to a green line labeled **3D3V_RTC_AUX**. A blue triangle with a checkmark is placed over the connection between pins 1 and 2 of **R1706**. The text **330K** is written near the component.

Intel® FDI Signal Disabling and Termination Guidelines

Signal	Description	Disable Guidelines
FDI_RXP[0:1] FDI_RXN[0:1]	Intel FDI Receive Differential Pair on PCH	Float
FDI_TXP[0:1] FDI_TXN[0:1]	Intel FDI Transmit Differential Pair on Processor	Float
FDI_CSYN	Intel FDI Composite Sync	Connect to Processor and PCH
DISP_INT	Intel FDI Hot Plug Interrupt	Connect to Processor and PCH
FDI_RCOMP	FDI Resistor Compensation	Float
FDI_IORREF	FDI Reference Voltage	Float










Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (DMI/FDI/PM)			
Size A3	Document Number		Rev -1
Poseidon 860M			
Date:	tuesday, June 17, 2014	Sheet	17 of 102

SSID = PCH




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (PCI-E/SMBUS/CLOCK/CL)		
Size	Document Number	Rev			
Custom	Poseidon 860M	-1			
Date:	Tuesday, June 17, 2014	Sheet	18	of	102

SSID = PCH









HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission EV

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CPU (RTC/LPC/SATA/HDA)	
Size	Document Number
Customer	Poseidon 860M
Date: Tuesday, June 17, 2014	Sheet 19 of 102
Rev -1	


SSID = PCH



TLS Confidentiality




0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality)

1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality)



PLL ON DIE VR ENABLE

ENABLED -- HIGH (R2013 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2013 STUFFED)




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (GPIO/MISC)
-------	------------------------

Size A3	Document Number Poseidon 860M	Rev -1
Date:	Tuesday, June 17, 2014	Sheet 20 of 102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

CPU (POWER1)

Size
A4

Document Number

Rev



Poseidon 860M

-1

Date: Tuesday, June 17, 2014

Sheet 21 of 102

SSID = PCH



BATTERY / CHARGER-->
Thermal/eDP/GPU----


Touch Pad-->

Model ID AD

PCB_VER AD


Model_AU	Pull-Low Register	Pull-High Register	Typical Voltage
VA30	100.0 K	10.0 K	3.000 V
Hades UMA	100.0 K	20.0 K	2.750 V
Hades DIS 840	100.0 K	33.0 K	2.481 V
Hades DIS 850	100.0 K	47.0 K	2.245 V
Poseidon UMA	100.0 K	64.9 K	2.001 V
Poseidon DIS 840	100.0 K	76.8 K	1.867 V
Poseidon DIS 860	100.0 K	100.0 K	1.650 V
Poseidon DIS 850	100.0 K	143.0 K	1.358 V
Reserved for project use	100.0 K	174.0 K	1.204 V
Reserved for project use	100.0 K	215.0 K	1.048 V

PCB_VER_AD	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	Min Voltage	KBC Firmware Setting
SA	100.0 K	10.0 K	3.000 V	3.0054	2.9945	>= 2.875 V
SB	100.0 K	20.0 K	2.750 V	2.7591	2.7408	< 2.875 V
SC	100.0 K	33.0 K	2.481 V	2.4935	2.4688	>= 2.363 V
-1	100.0 K	47.0 K	2.245 V	2.2592	2.2305	< 2.616 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.0169	1.9854	>= 1.934 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.8827	1.8503	>= 1.758 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.6665	1.6335	< 1.758 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.3740	1.3421	< 1.504 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	1.1891	< 1.281 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	1.0334	< 1.126 V






ADT_TYP_AD	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	Min Voltage	KBC Firmware Setting
85W	N/A	100.0 K	3.300 V			>= 3.000 V
90W	100.0 K	N/A	0.000 V			< 0.150 V
30W	10.0 K	100.0 K	0.300 V	0.3055	0.2945	>= 0.150 V
40W	20.0 K	100.0 K	0.550 V	0.5592	0.5409	>= 0.425 V
120W	33.0 K	100.0 K	0.819 V	0.8312	0.8065	>= 0.684 V
130W	47.0 K	100.0 K	1.055 V	1.0695	1.0408	>= 0.937 V
150W	64.9 K	100.0 K	1.299 V	1.3146	1.2831	>= 1.177 V
Reserved	76.8 K	100.0 K	1.433 V	1.4497	1.4173	>= 1.366 V
Reserved	100.0 K	100.0 K	1.650 V	1.6665	1.6335	>= 1.542 V

SPI FLASH ROM (8M byte) for PCH

[illegible]

Title			
Flash(KBC+PCH)/RTC			
Size A3	Document Number		Rev
	Poseidon 860M		-1
Date:	Tuesday, June 17, 2014	Sheet 25 of	102

Thermal sensor NCT 7718W



ALERT# /T CRIT#
Pull-up Resistor


	R7				
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5					
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C


```
T8=85 degree_T_CRIT temperature strapping point
```

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal 7718/Fan Controller P2793		
Size	Document Number	Rev
Custom	Poseidon 860M	-1
Date:	Tuesday, June 17, 2014	Sheet 26 of 102






多打ground VIA !!!!!!!

Table 6. Amplifier Gain

G2	G1	Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB

*Condition is at 5V/40hm





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV

SSID = AUDIO


Speaker





Layout Note:

Trace width=40mil


Combo Jack



Layout Note:




DMIC









Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


EV

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: Audio Jack			
Size	Document Number	Rev	
Custom	Poseidon 860M	-1	
Date:	Tuesday, June 17, 2014	Sheet	29 of 102





SSID = LAN









Power Sequence



ANNIE Run Power




Discharge circuit



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Plane Enable & SEQUENCE			
Size	Document Number		Rev
Custom		Poseidon 860M	-1
Date:	1/26/2014, June 17, 2014	Sheet 36 of	102




Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

EV

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DS3			
Size A4	Document Number Poseidon 860M		Rev -1
Date:	Tuesday, June 17, 2014	Sheet 38 of	102

ANNIE solution

Adaptor in to generate DCBATOUT



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title
DCIN JACK

Size A4	Document Number Poseidon 860M	Rev -1
------------	---	------------------


Date: Tuesday, June 17, 2014 Sheet 42 of 102

SSID = Charger

	Stat	PM_SLP_A#	Adaptive Current	AC_Protect point (85% ± 120%)	AC_Protect Current	FR4404 Sense resistor	Current # Voltage	R1 FR4407	R2 FR444
40W	AC + Battery	High	2.1	102%	2.142	20mΩ/20m	0.8583	41.2	50
45W	AC + Battery	High	2.37	102%	2.4174	20mΩ/20m	0.96666	60.4	70
65W	AC + Battery	High	3.42	102%	3.4884	10mΩ/20m	0.69763	16.2	20
90W	AC + Battery	High	4.74	102%	4.834	10mΩ/20m	0.96666	60.4	100
120W	AC + Battery	High	6.3	100%	6.5362	10mΩ/20m	1.30394	115	150
135W	AC + Battery	High	7.1	102%	7.242	10mΩ/20m	1.4484	180	200



SSID = PWR.Plane.Regulator_3p3v5v



High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm


Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Choke
MagLayers. 7x7x3 , 2R2
Dcr : 18 ~ 20 mOhm
Idc : 8A Isat : 14 A

High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm


Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Choke
MagLayers. 7x7x3 , 2R2
Dcr : 18 ~ 20 mOhm
Idc : 8A Isat : 14 A





Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

SSID = CPU.Regulator




	47W
PC4602	4.7nF 78.47224.2FL
PR4611	95.3k 64.95325.6DL
PR4614	150k 64.15035.6DL
PR4617	75k 63.75334.1DL
PR4615	36.5k 64.36525.6DL
PR4618	20k 64.20025.6DL
PR4626	DY
PR4630	DY
PR4602	6.98k 64.69815.6DL
PR4607	2.87k 64.28715.6DL


EV	application without get Wistron permission			
		Wistron Corporation 23F, 88, Sec.1, Hsin Tai Wu rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
<u>TPS51361 CPUCORE(1/2)</u>				
Size	Document Number			Rev
Custon	Poseidon 840M			-1
Date:	Wednesday, June 17, 2014	Sheet	46 of	102



In order to reduce the acoustic noise, please make capacitors soldered on each side of the PCB board and close to PU4702.





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



TPS51716 for 1D05V

High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm


Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm



MODE

PR5006	Frequency	Discharge Mode
33k ohm	500kHz	Non-tracking Discharge
22k ohm	670kHz	
12k ohm	670kHz	Tracking Discharge
1k ohm	500kHz	

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off




Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

EV



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: DC to DC 1D05V(TPS51716)	
Size: A3	Document Number: Poseidon 860M
Date: Wednesday, June 18, 2014	Sheet 48 of 102

SSID = PWR.Plane.Regulator 1p35v0p675v





State	S3	S5	VDDR	VTTREF	VTT
S0	H1	H1	On	On	On
S3	Lo	H1	On	On	Off(H1-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE		
PR4908	Frequency	Discharge Mode
33k ohm	500kHz	Non-tracking Discharge
22k ohm	670kHz	
12k ohm	670kHz	Tracking Discharge
1k ohm	500kHz	



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission





TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V




Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title 1D5V_S0 TLV70215		
Size A3	Document Number Poseidon 860M	Rev -1
Date: Tuesday, June 17, 2014	Sheet 51	of 102


SSID = VIDEO



INVERTER POWER



Camera Power






eDP_AUX_CON_P >>> eDP_AUX_CON_P 86
eDP_AUX_CON_N >>> eDP_AUX_CON_N 86
eDP_TX_CON_P0 >>> eDP_TX_CON_P0 86
eDP_TX_CON_N0 >>> eDP_TX_CON_N0 86
eDP_TX_CON_P1 >>> eDP_TX_CON_P1 86
eDP_TX_CON_N1 >>> eDP_TX_CON_N1 86
eDP_TX_CON_P2 >>> eDP_TX_CON_P2 86
eDP_TX_CON_N2 >>> eDP_TX_CON_N2 86
eDP_TX_CON_P3 >>> eDP_TX_CON_P3 86
eDP_TX_CON_N3 >>> eDP_TX_CON_N3 86
>>> eDP_HPDCON 86
>>> eDP_BLENCON 86
>>> eDP_BLCCTRLCON 86

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LCD Connector		
Size A3	Document Number Poseidon 860M	Rev -1
Date: Tuesday, June 17, 2014	Sheet 52 of 102	


SSID = VIDEO *HDMI Level Shifter & CONNECTOR*

**HDMI CONN**


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

SSID = SATA



SATA HDD Connector




AC coupling caps near connector<100 mils



ODD Connector



SATA Zero Power ODD




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV		Title	
Size		Document Number	
Custom		Poseidon 860M	
Date:		Tues0807, June 17, 2014	
Sheet		56 of 102	
Rev		-1	

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Title		
MINICARD(WLAN)		
Size	Document Number	Rev
A3	Poseidon 860M	-1
Date:	Tuesday, June 17, 2014	Sheet 58 of 102

SSID = mSATA

Mini Card Connector(mSATA)



SATA/PCIe Gen 2 and Gen 3 Capacitor Values

Condition	PCIe Only	SATA Only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF ²	None ³


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EV


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
mSATA Connector			
Size A3	Document Number	Rev	
	Poseidon 860M	-1	
Date: Tuesday, June 17, 2014	Sheet 60	of	102

SSID = User.Interface


Power button LED






Power STDBY_LED




Battery LED2(DC_BATFULL)





Battery LED1(CHARGE)



Precision Touch Pad



Internal KeyBoard Connector





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Tainpei Hsien 221, Taiwan, R.O.C.


Title			
Key Board/Touch Pad			
Size Custom	Document Number	Rev	
	Poseidon 860M	-1	
Date:	Tuesday, June 17, 2014	Sheet 62 of	102



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

EV

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title IO Board Connector	
Size Custom	Document Number Poseidon 860M
Date: Tuesday, June 17, 2014	Rev -1
Sheet 63 of 102	



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

EV

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number







Poseidon 860M

Rev
-1

Date: Tuesday, June 17, 2014

Sheet 64 of 102

Sheet	65	of	102
-------	----	----	-----




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi,
Tapei Hsein 221, Taiwan, R.O.C.


Title		
GPU(PEG)		
Size	Document Number	Rev
Custom	Poseidon 860M	-1
Date	100509, June 17, 2014	Sheet 73 of 102

071.0N15P.000U
Muxless



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Title		
GPU (DIGITALOUT)		
Size A3	Document Number	Rev -1
Date: Tuesday, June 17, 2014	Sheet 74 of 102	



FBCLK Termination place on VRAM side

FBCLK Termination place on VRAM side

Group A

Group B

Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
23F, 88, Sec.1, Hsin-Tai Wu Rd., Hsuehshan, Taipei 10601, Taiwan, R.O.C.

Rev: GPU (VRAM IF)
Document Number: Poseldon 860M
Date: Thursday, June 17, 2015 Page: 35 of 102









Table 2. Memory Configurations for Testing

Products	Type	VRAM Voltage	Vendor	Qty	Memory Bus Width	Density	Speed Bin (MHz)	Part Number
H155-GX	DDR3	1.5V	Hynix	8	128 bits	256MBx16	1000	H5TC4G63AFR-11C
H15P-GT	DDR3	1.5V	Hynix	8	128 bits	256MBx16	1000	H5TC4G63AFR-11C
H15P-GX	DDR5	1.35V	Hynix	8	128 bits	256MBx16	2500	H5GC4H24NFR-T2C
H15P-GX	DDR5	1.35V	Hynix	8	128 bits	256MBx16	2500	H5GC4H24NFR-T2C

Table 15.3. GB2B-64 and GB4B-128 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bin 3	Logical Strapping Bin 2	Logical Strapping Bin 1	Logical Strapping Bin 0
ROM_SCLK	S0R3_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SWB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to V33_A0H and pull-down to GND and stuff S0AD pull-up.			
STRAP1	Keep foot print for pull-up to V33_A0H and pull-down to GND for forward compatibility.			
STRAP2				
STRAP3				
STRAP4				


Table 113. Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDD13	Pull-down to GND
4.99K	1000	0000
10.0K	1001	0001
15.0K	1010	0010
20.0K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

4.99Kohm 64.49915.6DL
10Kohm 64.10025.L0L
15Kohm 64.15025.6DL
20Kohm 64.20025.6DL
24.9Kohm 64.24925.6DL
30.1Kohm 64.30125.6DL
34.8Kohm 64.34825.6DL
45Kohm 64.45325.6DL

Table 11. N15P-GX/GT DDR5 Recommended Memories

Memory Type	FBVDD/FBVDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed (MHz)
DDR5	1.35V/1.35V	128MBx16	Samsung	K4G20325FD-FC03	D-die	0x0	2500
			Hynix	H5GC2H24BFR-T2C	B-die	0x1	2500
			Micro	EDV2032B8G-6A-F	B-die	0x0	2500
		256MBx16	Hynix	H5GC4H24NFR-T2C	D-die	0x2	2500
			Samsung	K4G41325F-C4C03	C-die	0x3	2500
			Micro	EPH4B32B8G-60-F	A-die	0x4	2500






72.05224.A0U

72.20325.B0U

	HYNIX 2GBITS (64Mx32)	SAMSUNG 2GBITS (64Mx32)	HYNIX 4GBITS (128Mx32)	SAMSUNG 4GBITS (128Mx32)
U91 U92 U93 U94 U95 U96 U97 U98	H5GQ2H24AFR-T2C	K4G20325FD-FC04	H5GC4H24MFR (tentative)	K4G41325FC-HC03 (tentative)

LOGIC

FB CMD mapping Mode H -N15X GDDR5



DY

DY

DY

DY

Y







[⏪](#)
[QSAP_3](#)
[75](#)

[⏪](#)
[QSAP_1](#)
[75](#)

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title			
VRAM A			
Size	Document Number	Rev	
Custom	Poseidon 860M	-1	
Date	Tuesday, June 17, 2014	Sheet 78 of	102








Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VRAM B
Size	Document Number	Rev	
Custom	Poseidon 860M	-1	
Date:	Tuesday, June 17, 2014	Sheet	79 of 102






Title			
VGA POWER A			
Size	Document Number	Rev	
Custom	Poseidon 860M	-1	
Date:	Tuesday, June 17, 2014	Sheet 80	of 102








VGA : N15P 6X
 Config : B
 EDP-Continuous : 49A
 EDP-Peak : 76A

	Config : D	Config : C	Config : B
EDP-Cont.	33.5 A	35 A	43 A
EDP-Peak	51.5 A	40.89 A	80 A
PR8222	27K ohm	39K ohm	20K ohm
PR8206	7.5K ohm	30K ohm	20K ohm
PR8208	0 ohm	3K ohm	2K ohm
PR8209	6.2K ohm	24K ohm	18K ohm
PR8214	1.74K ohm	3K ohm	0 ohm
PC8223	5.6nF	1.8nF	2.7nF





Dual NMOS
 84.09916.037
 2nd: 84.03660.037
 PUS202/PUS203/PUS205






Wistron Confidential document. Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

TPS22966 for VGA_1D35V(For VRAM GDDR5)




3D3V_S0 to 3D3V_VGA_S0 1D05V_S0 to 1D05V_VGA_S0










Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





DISCRETE VGA POWER		
Size Custom	Document Number Poseidon 860M	Rev -1
Date: Tuesday, June 17, 2014	Sheet 83	of 102








EMI_DY EMI_DY EMI_DY






CCD connector



DMIC connector



I/O connector



KB connector



Pin	XDP Signal Name	Target Signal	I/O	Device	Pin	XDP Signal Name	Target Signal	I/O	Device
1	OBSFN_A0	Open	I/O		2	OBSFN_A1	Open	I/O	
3	GND	GND	NA		4	OBSDATA_A[0]	Open	I/O	
5	OBSDATA_A[1]	Open	I/O		6	GND	GND	NA	
7	OBSDATA_A[2]	Open	I/O		8	OBSDATA_A[3]	Open	I/O	
9	GND	GND	NA		10	HOOK0 ¹	RSMRST#	I	System
11	HOOK1	BP_PWRGD_RST# ¹	O	System	12	HOOK2	Open	NA	
13	HOOK3	Open	NA		14	HOOK4 ¹	1.05V core	NA	
15	HOOK5	Open	NA		16	VCCOBS_AB	3.3V SUS	I	System
17	HOOK6	RSMRST# ¹	O	System	18	HOOK7	DBR# ¹	O	System
19	GND	GND	NA		20	TDO	JTAG_TDO	I	PCH
21	TRSTn	Open	NA		22	TDI	JTAG_TDI	O	PCH
23	TMS	JTAG_TMS	O	PCH	24	TCK1	Open	NA	
25	GND	GND	NA		26	TCK0	JTAG_TCK	O	PCH

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


EV


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH_XDP		
Size	Document Number	Rev
A4	Poseidon 860M	-1
Date: Tuesday, June 17, 2014		Sheet 96 of 102

Intel-Power Up Sequence




SHARK BAY POWER UP SEQUENCE DIAGRAM






Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

PCH SMBus Block Diagram




KBC SMBus Block Diagram



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Audio Block Diagram



EV