

ZY6D SYSTEM BLOCK DIAGRAM


BOM MARK

E@ EXT VGA 瑣
268@ AUDIO 268 瑣
D@ DOCK
D2@ DDR2 瑣
SP@ 痧 (EXT VGA OR DDR2)
ED2@ EXT VGA & DDR2 瑣
CB@ CARDBUS 瑣
NSF@ Non ASF 瑣


I@ INT VGA 瓊ヅ
888@ AUDIO 888瓊ヅ
D3@ DDR3 瓊ヅ
ND@ NON DOCK 瓊ヅ
ID2@ INT VGA & DDR2 瓊ヅ
ED3@ EXT VGA & DDR3 瓊ヅ
ID3@ INT VGA & DDR3 瓊ヅ
ASF@ ASF 瓊ヅ
NCB@ NON CARDBUS 瓊ヅ

LOW COST


1. MINI CARD 1 SLOT
2. NON DOCK
3. NON CARDBUS
4. NON ASF
5. NON HDMI



Clock Generator




Clock Gen I2C



	QCI P/N
SLG8SP512	AL8SP512K05
ICS9LPRS365BGLFT	ALPRS365K13

CPU Clock select

Pin 10/57/62 : For Pin CPU frequency selection



BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

Strap table



Pin 6 : For Pin 13/14 and 17/18 selection
0 = LCDCLK & DOT96 for internal graphic controller support
1 = 27M & 27M_SS & SRC_0 for external graphic controller support




Pin 7 : For Pin 46/47 selection
1 = CPU_ITP
0 = SRC_8



Quanta Computer Inc.
PROJECT : ZY2 & ZY6

Size	Document Number CLOCK GENERATOR CK505 W/REGULATOR	Rev 1A
Date:	Thursday, August 28, 2008	Sheet 2 of 40



Thermal Trip

CPU Thermal monitor


XDP PU/PD

Processor hot






Quanta Computer Inc.
PROJECT : ZY2 & ZY6

Size	Document Number	Rev	
	CPU Host Bus	1A	
Date:	Thursday, August 28, 2008	Sheet	3 of 40




	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06



Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	ITPM Host Interface	0 = ITPM Host Interface is enabled 1 = ITPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) or PCIe is operational (Default) and Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

Strap pin




REV: E Modify TPM (R207)




HB Thermal trip pin
No use Thermal trip NB side can NC (NB has ODT)

TPM#RSTP#
The Daisy chain topology should be routed from ICHM to IMP, then to (S)MCH and CPU, in that order.



SP@CANTIGA_1p2

SM_VREF default use voltage divider for poor layout cause +SMOD_VREF not meet spec. And Intel circuit PU/PD is 1K, But Check list PU/PD is 10K.





NOTE:
If (S)MCH's HD Audio signals are connected to ICHM for iHDMI, VCC_HDA and VCCSUS_HDA on ICHM should be only on 1.5V. These power pins on ICHM can be supplied with 3.3V if and only if (S)MCH's HDA is not connected to ICHM. Consequently, only 1.5V audio/modem codecs can be used on the platform.

If HDMI not support HDA -> NC
VCC_HDA -> GND
Differential signal -> NC

<checked ver 6>
If TSATN# is not used, then it must be terminated with a 50-ohm pull-up resistor to VCCP.

Pin out check issue

Change EOS 0.7 change B#12 to TSATN# from TSATN#



U38C

L_BKLT_CTRL
L_BKLT_EN
L_CTRL_CLK
L_CTRL_DATA
L_DDC_CLK
L_DDC_DATA
L_VDD_EN
LVDS_IBG
LVDS_VBG
LVDS_VREFH
LVDS_VREFL
LVDSA_CLK#
LVDSB_CLK#
LVDSB_CLK#
LVDSA_DATA#_0
LVDSA_DATA#_1
LVDSA_DATA#_2
LVDSA_DATA#_3
LVDSA_DATA_0
LVDSA_DATA_1
LVDSA_DATA_2
LVDSA_DATA_3
LVDSB_DATA#_0
LVDSB_DATA#_1
LVDSB_DATA#_2
LVDSB_DATA#_3
LVDSB_DATA_0
LVDSB_DATA_1
LVDSB_DATA_2
LVDSB_DATA_3

SDA7
PCI-EXPRESS
VGA

SP@CANTIGA_1p2

PEG_COMPI
PEG_COMPO

PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15

L<0.5", If PCIe not support still connect to +VCC_PEG

Rev: B Change P/N

Can support reversal routing. If CF69=1, PCI Express is normal operation. If CF69=0, then PEG_TXP8 becomes PEG_TXP15, PEG_TXP1 becomes PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc. similarly for PEG_RXP[15:0] and PEG_RXN[15:0]

H44 PEG_RXN0
J46 PEG_RXN1
L44 PEG_RXN2
L40 PEG_RXN3
N41 PEG_RXN4
P48 PEG_RXN5
N44 PEG_RXN6
T43 PEG_RXN7
Y43 PEG_RXN8
Y43 PEG_RXN9
Y48 PEG_RXN10
Y36 PEG_RXN11
AA43 PEG_RXN12
AD37 PEG_RXN13
AC47 PEG_RXN14
AD39 PEG_RXN15

H43 PEG_RXP0
J44 PEG_RXP1
L43 PEG_RXP2
L41 PEG_RXP3
N40 PEG_RXP4
P47 PEG_RXP5
N43 PEG_RXP6
T42 PEG_RXP7
U42 PEG_RXP8
Y42 PEG_RXP9
W47 PEG_RXP10
Y37 PEG_RXP11
AA42 PEG_RXP12
AD36 PEG_RXP13
AC48 PEG_RXP14
AD40 PEG_RXP15

J41 C PEG_TXN0
M46 C PEG_TXN1
M47 C PEG_TXN2
M40 C PEG_TXN3
M42 C PEG_TXN4
R48 C PEG_TXN5
N38 C PEG_TXN6
T40 C PEG_TXN7
U37 C PEG_TXN8
U40 C PEG_TXN9
Y40 C PEG_TXN10
AA46 C PEG_TXN11
AA37 C PEG_TXN12
AA40 C PEG_TXN13
AD43 C PEG_TXN14
AC46 C PEG_TXN15

J42 C PEG_TXP0
L46 C PEG_TXP1
M48 C PEG_TXP2
M39 C PEG_TXP3
M43 C PEG_TXP4
R47 C PEG_TXP5
N37 C PEG_TXP6
T39 C PEG_TXP7
U36 C PEG_TXP8
U39 C PEG_TXP9
Y39 C PEG_TXP10
Y46 C PEG_TXP11
AA36 C PEG_TXP12
AA39 C PEG_TXP13
AD42 C PEG_TXP14
AD46 C PEG_TXP15

PEG_RXN[15:0] <18>

PEG_RXP[15:0] <18>

PEG_TXN[15:0] <18>


PEG_TXP[15:0] <18>

IV&EV Dis/Enable setting


<5/31>Montevina Schematics Checklist_Rev0.8
a)For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC. What is correct.
b)For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_VSYNC these signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow design guide.

<check list>
For EV@
Connect to GND
CRT R/G/B
HSYNC/VSYNC
CRTIREF

<check list>
For IV@
Connect to 150ohm
CRT R/G/B
Connect to 1.02k ohm
CRTIREF



Quanta Computer Inc.
PROJECT : ZY2 & ZY6




Power consumption reference to Intel
644136 Cantiga chipset EDS Volume1.
Section 10

GM TDP 10.5~12W
GS TDP 7~8W
PM TDP 7W

Intel check list(Rev 0.8)
No description for VCC_SM bulk CAP
Intel CR8(Rev 0.7)
330uF Reserve near to power
330uF1 near to NB

Intel check list(Rev 0.8)
270uF1 near to power(+V1.05V).
270uF2 near to NB
Intel CR8(Rev 0.7)
270uF1 near to power(+V1.05V).
270uF2 near to NB
ESR=12m ohm

VCC
VCC_NCTF
1210.34mA_EV
1930.4mA_IV
ME Engine
508.12mA
Total Max=2438.52mA




VCC_SM(1.8V)
DDR2(800M)
3000mA_S0 , 1mA_S3
DDR2(667M) : 2600mA_S0
DDR3(1067M) : 4140mA_S0

1.05V
Graphics core
VCC_AGX
VCC_AGX_NCTF
6326.84mA

Voltage regulator is
shared between the
Graphics Core Rail,
VCCA_HPLL, VCCA_HPLL,
VCCA_PEG_PLLVCCD_PEG_PL,
VCCA_SPLD, VCCA_SPLD,
VCCA_DPLL, VCCD_HPLL,
VCCA_SM, VCC_AFX


1.8V
Internal connect to power

1. Route VCC_AGX_SENSE and VSS_AGX_SENSE (differentia) to
2. VCC_AGX_SENSE PU to +VFX_CORE_INT with 100ohm
and VSS_AGX_SENSE PD with 100ohm for Intel suggest






Size	Document Number GMCH VSS	Rev 1A
Date:	Thursday, August 28, 2008	Sheet 11 of 40




HD Audio




South Bridge Strap Pin (1/3)


Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU	
TP3	XOR Chain Entrance	PWROK	ICH_TP3 HDA_SDOUR Description 0 0 RSVD 0 1 Enter XOR Chain 1 0 Normal operation(Default) 1 1 Set PCIE port config bit 1	<14> ICH_TP3 ICH_TP3 R406 *1K_4
HDA_SDOUR	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK		HDA_SDOUR R310 *1K_4 +3V

RTC







TM & AS	Y
LOW COST	N






TPM SPI FLASH





PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD20	INTA#	OZ601T


South Bridge Strap Pin (2/3)


Pin Name	Strap description	Sampled	Configuration	PUI/PD		
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC	















CRT CONNECTOR AND ESD

[illegible]

Pin configuration diagram for the ACES_88242-40XX_LVDS module. The diagram shows a 40-pin connector (CN7) with pins 1-40. Pin 1 is VIN, Pin 2 is INVCCO, Pin 3 is LCDVCC, Pin 4 is LCD EDDIDATA, Pin 5 is LCD EDIDCLK, Pin 6 is LVDS_VADJ, Pin 7 is EV_LVDS_BL_BRIGHT, Pin 8 is EV_BLKT_CTRL, Pin 9 is CONTRAST, Pin 10 is USBP11+ R, Pin 11 is USBP11- R, Pin 12 is TXCLKOUT+, Pin 13 is TXCLKOUT-, Pin 14 is TXCLKOUT+, Pin 15 is TXCLKOUT-, Pin 16 is TXCLKOUT+, Pin 17 is TXCLKOUT-, Pin 18 is TXCLKOUT+, Pin 19 is TXCLKOUT-, Pin 20 is TXCLKOUT+, Pin 21 is TXCLKOUT-, Pin 22 is TXCLKOUT+, Pin 23 is TXCLKOUT-, Pin 24 is TXCLKOUT+, Pin 25 is TXCLKOUT-, Pin 26 is TXCLKOUT+, Pin 27 is TXCLKOUT-, Pin 28 is TXCLKOUT+, Pin 29 is TXCLKOUT-, Pin 30 is TXCLKOUT+, Pin 31 is TXCLKOUT-, Pin 32 is TXCLKOUT+, Pin 33 is TXCLKOUT-, Pin 34 is TXCLKOUT+, Pin 35 is TXCLKOUT-, Pin 36 is TXCLKOUT+, Pin 37 is TXCLKOUT-, Pin 38 is TXCLKOUT+, Pin 39 is TXCLKOUT-, Pin 40 is TXCLKOUT+. The diagram also shows connections for VIN, INVCCO, CCD POWER, BL_ON, and various LVDS and USB signals.

Rev:B, Modify QCI P/N.



Backlight Control

The schematic diagram illustrates the backlight control circuit. It features two input signals at the bottom left: INT_LVDS_BLON (pin <7>) and EV_LVDS_BLON (pin <18>). These signals pass through resistors R122 and R125, respectively, to a common node. This node is connected to the base of transistor Q16 (2N7002) and also branches off to resistor R112 (100K), which is pulled down to ground. A dashed blue box encloses R112 and its connection to ground, with a note: "<Check list ver:0.8> UMA: 100K pull-down to GND". The emitter of Q16 is grounded. The collector of Q16 is connected to a +3V supply through resistor R117 (10K_4) and to the BL_ON pin of driver IC D17 (BAS316). The BL# pin of D17 is also connected to the +3V supply through resistor R116 (10K_4). The output of D17 (pin 1) drives LED591#. Another MOSFET, Q14 (DTC144EUA), has its gate connected to the BL_ON signal and its drain connected to EC_FPBACK#. Both transistors are 2N7002.

<7> INT_LVDS_BLON
<18> EV_LVDS_BLON

I@0_4 R122
*E@0_4 R125


R112 I@100KF_6

+3V R116 10K_4 R117 10K_4 BL_ON D17 BAS316 LED591# <14,29,32>
BL# 2 Q16 2N7002 BL# 2 Q14 DTC144EUA EC_FPBACK# <32>

Q16 2N7002 Q14 DTC144EUA



<Check list ver:0.8>
UMA: 100K pull-down to GND

Quanta Computer Inc.






DVI-I CONNECTOR (DVI-D)



	QCI P/N
PI3VDP411LS	ALP411LS000
Ch7318A	AL007318000
PS8101	



NV suggestion near HDMI connector



HDMI monitor default have PU to 5V. So ZY3 PD for level change. And serial R for current limited



Rev:B ,change IC





SEL_IN	FUN
H	DOCK (port B)
L	MB (port A)

LOW COST	N
TM & AS	Y

Quanta Computer Inc.
PROJECT : ZY2 & ZY6



Size	Document Number	Rev
	LVDS/CAMERA/LID	1A
Date:	Tuesday, August 12, 2008	Sheet 20 of 40

LAN





EEPROM Strapping

	SO	SI	CS#	SCLK
24c64	1	1	0	1
AT45DB011B	1	0	1	1




Low is normal, H->Turn Off 1.2V,
H(>0.7V <2.5V)->L will internal
reset

LAN SWITCH





Transformer


Source 1:	DELTA	LFE9249	DB0ZR1LAN11
Source 2:	Bothand	GST5009	DBKN1NLAN03



change r36,r37,r38,r39 to c0805 for burn out issue July 12th




RJ45-11




9/29: change footprint
11/27 :change footprint
11/28 : R43 & R40 Change to 0805
1/31 :Rev: C change PIN define about 9,10,11 & 12

BLUETOOTH MODULE CONNECTOR



Size	Document Number BT/CCD/RJ45-11/CIR/2nd FAN	Rev 1A
Date:	Thursday, August 28, 2008	Sheet 22 of 40



MINI-CARD




MODULE 'A' TV card

MODULE 'B' Wireless card

Rev:B PIN36,38 Add USB3
PIN69 Add R536
PIN1, 53 Add R537 & R538




FOR EMI




Quanta Computer Inc.
PROJECT : ZY2 & ZY6

Size Document Number
MINI PCI-E card/TV/TPM
Date: Tuesday, August 12, 2008 Sheet 23 of 40 Rev 1A


SATA HDD



2ND SATA HDD



ODD (SATA)



 **Quanta Computer Inc.**
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	SATA-HDD & ODD	1A
Date:	Wednesday, August 13, 2008	Sheet 24 of 40

Gain = $-(R_f/R_i)$

Front-End Amplifier (U13) and Front-End Amplifier (U14) are shown. The output of U13 is HPL and the output of U14 is HPR. The circuit includes various components like resistors (R42, R46, R55, R48), capacitors (C38, C60, C28, C53, C41, C55, C578), and diodes (D15, D16). The ADXL345 (U1) is connected to the front-end amplifiers. The output of U13 is HPL and the output of U14 is HPR. The circuit includes various components like resistors (R42, R46, R55, R48), capacitors (C38, C60, C28, C53, C41, C55, C578), and diodes (D15, D16). The ADXL345 (U1) is connected to the front-end amplifiers. The output of U13 is HPL and the output of U14 is HPR.

AS & LOW COST Y

VR7

<32> DIGVOL_UP 2 DIGVOL_UP 3

<32> DIGVOL_DN 3 DIGVOL_DN 3

*SP@VR_XRE094_NOBLE

1 4 5


~

X X


Ground

[illegible]


Speaker Amplifier




SYSTEM LINE IN/SUBWOOFER



SYSTEM LINE OUT/SPDIF



MIC






NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.

CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127



IDSEL SELECT POWER-ON-STRAPPING
(SEE NOTE & TABLE FOR OPTIONS)

U24 *CB@02601T

64 CORE_VCC
77 CORE_VCC
97 CORE_VCC
115 CORE_VCC

1 PCI_VCC
20 PCI_VCC
33 PCI_VCC

VCC5#/VCCD0#/SDATA
VCC3#/VCCD1#/CLK
VPP_PGM/VPPD0/LATCH

124 VCCD0
123 VCCD1


CAD31 103 A CAD31
CAD30 102 A CAD30
CAD29 101 A CAD29
CAD28 100 A CAD28
CAD27 99 A CAD27
CAD26 110 A CAD26
CAD25 109 A CAD25
CAD24 108 A CAD24
CAD23 106 A CAD23
CAD22 105 A CAD22
CAD21 104 A CAD21
CAD20 118 A CAD20
CAD19 94 A CAD19
CAD18 93 A CAD18
CAD17 72 A CAD17
CAD16 71 A CAD16
CAD15 74 A CAD15
CAD14 71 A CAD14
CAD13 71 A CAD13
CAD12 72 A CAD12
CAD11 69 A CAD11
CAD10 68 A CAD10
CAD9 85 A CAD9
CAD8 84 A CAD8
CAD7 83 A CAD7
CAD6 82 A CAD6
CAD5 83 A CAD5
CAD4 80 A CAD4
CAD3 81 A CAD3
CAD2 78 A CAD2
CAD1 79 A CAD1
CAD0 76 A CAD0

R211 *CB@33 4 A CCLK


CCLK 107
CFRAME# 114 A CFRAME#
CIRDY# 117 A CIRDY#
CIRDY# 116 A CIRDY#
CDEVSEL# 113 A CDEVSEL#
CSTOP# 61 A CSTOP#
CPERR# 58 A CPERR#
CSERR# 91 A CSERR#
CREQ# 89 A CREQ#
CINT# 88 A CINT#
CLOCK# 87 A CCLK#
CCLKRUN# 119 A CRST#
R2 D2 86 A CRSVDI02
R2 D14 63 A CRSVDI018
R2 A18 57 A CVS1#
CVS1 121 A CVS2#
CVS2 56 A CVD1#
CCD1# 122 A CCD2#
CCD2# 92 A CAUDIO
CSTSCHG 90 A CSTSCHG

CCBE3# 111 A CCBE3#
CCBE2# 112 A CCBE2#
CCBE1# 66 A CCBE1#
CCBE0# 67 A CCBE0#

PCMCIA SOCKET






PCMCIA SOCKET




Quanta Computer Inc.
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	PCMCIA(02601)	1A
Date:	Thursday, August 28, 2008	Sheet 27 of 40



7 IN 1 CARD READER




C640 & C639 close to APVDD(pin5)
(length must under 120mil) and
trace width = 20mil, after C640,
pls put one more 0.1uF for it.



Rev: B Add. for Vendor request




Memory Card Power Supply 10/12 : BOM modify






Use 0805 type and
Trace width = 30 mil"
at MC_PWR_CTRL#,

To NEW-CARD & EXT. USB

REV:B, CN10 change footprint



REV:B, Please change PIN define.same as ZY5
CN8 change footprint



Rev:B Add CN43 For backlight KB

Rev:B Change to 蛾 to 丩PAD
C255, C234, C221, C199, R217, C198, R183,
R182, R174, R257, R324, R335, R334, R349, C395

Fncion	Keyboard Matrix
E-KEY	MX0/ MY0
E-Mail	MX1/ MY0
E-WWW	MX2/ MY0
3G/TV	MX3/ MY0
Wireless	MX4/ MY0
BlueTooth	MX5/ MY0
P-KEY	MX6/ MY0
Presentation	MX5/ MY4
Lock	MX6/ MY4
Sync	MX7/ MY4




Quanta Computer Inc.

PROJECT : ZY2 & ZY6


Size	Document Number	Rev
	BTB CONN.	1A
Date:	Tuesday, August 12, 2008	Sheet 29 of 40

Finger Printer



TM & AS	Y
LOW COST	N




HOLES CPU NUT (BOT)




Rev : B Add MINI NUT




MXM NUT (BOT)



MDC NUT (TOP)




Rev:B New add HOLE32
HOLE26 & 28 Change footprint




HOLE35 璫槐 BOT

USB



10/16: Change BOM






USBP0- R	D47	2	1	MLVG06031R
USBP0+ R	D48	2	1	MLVG06031R
USBP1- R	D49	2	1	MLVG06031R
USBP1+ R	D50	2	1	MLVG06031R

REV:C Modify


Quanta Computer Inc.
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	USB/FINGER PRINTER	1A
Date:	Tuesday, August 12, 2008	Sheet 30 of 40

<32>	MY15	MY15
<32>	MY14	MY14
<32>	MY13	MY13
<32>	MY12	MY12
<32>	MY11	MY11
<32>	MY10	MY10
<32>	MY9	MY9
<32>	MY8	MY8
<32>	MY7	MY7
<32>	MY6	MY6
<32>	MY5	MY5
<29,32>	MY4	MY4
<32>	MY3	MY3
<29,32>	MY2	MY2
<32>	MY1	MY1
<29,32>	MX7	MX7
<29,32>	MX6	MX6
<32>	MX5	MX5
<29,32>	MX4	MX4
<29,32>	MX3	MX3
<29,32>	MX2	MX2
<32>	MX1	MX1
<29,32>	MY0	MY0
<29,32>	MX0	MX0
<29,32>	MY16	MY16
<32>	MY17	MY17




TM & LOW COST	BEGA0017ZA0
AS	BEAB0019ZA0







> AU_LINEOUT_L R574 *D@390
> AU_LINEOUT_R R575 *D@390


HDMI_HP_A R20


10/03: F.O.I.
, Add R7432




```
<32> TPDATA
<32> TPCLK
```












for DDR3 and UMA




DDR3 -- NC



REV:B change to E@

Power Tree Table



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+VDR_SUS	GMCH, DDR
+VDR_VREF	GMCH, DDR
+VDR_VTT	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T) Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	Cardreader
+2.5V	MXM

Model	REV	CHANGE LIST	MODEL	ZY2	
				FROM	To
ZY2 MB	1A	FIRST RELEASED: E200610-3793 (PCB:)		X	1A
	1B	Page2 : Add R475 ,531 & R532 to avoid active error. (follow CK505 design guideline) Page2 : Swap SRC4 & SRC9, because NEW_CLKREQ# is only to control SRC1 or 4 Page3 : Add R540 to avoid active error. (CPU Thermal monitor) Page6 : Follow DDR3 spec R251 change to 10K. Page18 : POP C282 &C284 and RSVD. C604 for DDR3 PCB boot issue. Page18 : HDA_RST# PIN change from 151 to 134 for customer request. Page18 : Swap Net:TX0 &TX2 (RN15 & RN17) For HDMI no function issue. Page20 : Add R527 ,R528 ,R529 ,R530 ,R539 ,R148 ,R153 ,R152 ,R104 & R105 for vendor request.(HDMI level shifter) Page20 : Change HDMI SW IC (U9) & schematic Page23 : Add R536 ,R542 ,R538 ,RP57 ,R537 customer request.(MINI PCI-E card function) Page25 : Add Intel Low Power ECR Solution(Audio) Page28 : Add part for D3 Enhanced (D3E).(cerd reader) Page29 : Add Keyboard LED function for customer request. Page30 : Location :C25 & C23 change to 100U & POP it for customer request.(USB) Page31 : Add D43 for customer request(FOR Dock :CRT _SENSE#) Page31 : CN12 & CN14 change footprint.(K/B & T/P CONN.) Page31 : Add C609 ,C606 & C608.(FOR DOCK : +5V & +5V_S5)		X	1A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
	2A	Page19 : change U22 LVDS PWR SW IC to TI for display issue Page21 : remove 5787 schematic Page23 : Add C605 ,C70 ,C150 ,C613 &C614 for EMI request Page23 : Change CN27 CONN. & schematic for intel WL burnout issue Page25 : Change U13 packing from TQFN to TDFN for vendor request		1A	2A
	2B	Page20 : Add R566 ,R567 ,R568 ,R569 ,C612 ,C616 ,C617 ,C618 solve the HDMI EMI issue. Page26 : Change CN41 PIN 7 & 8 from ADOGND to NC solve the ESD issue. Change CN42 PIN 7 & 8 from ADOGND to NC solve the ESD issue. Page30 : Add D47 ,D48, D49 & D50 solve the USB ESD issue. Page31 : Add R574 & R575 (390)solve Docking audio noise issue. Page32 : Add EMI resistor (R565) in SPI flash interface.		1A	2A
				1A	2A
				1A	2A
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2B	3A
				2B	3A
				2B	3A
				2B	3A
				2B	3A
				2B	3A



PROJECT : ZY2

Quanta Computer Inc.

Size

Document Number

Rev

Change list

1A

Date: Tuesday, August 12, 2008

Sheet 41 of 41

DOC NO.	PROJECT MODEL :	ZY2	APPROVED BY:		DATE:	2007/ 2/15
	PART NUMBER:		DRAWING BY:		REVISION:	3A