


JE70-DN/SJV71-DN/HM72-DN Block Diagram

Project code: 91.4HP01.001
PCB P/N : 48.4HP01.011
REVISION : 09929-1

PCB STACKUP



SYSTEM DC/DC RT8223 45	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(5A) 3D3V_S5(5A)

SYSTEM DC/DC RT8209E 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3

SYSTEM DC/DC RT8015A 47	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S0

RT9025 48	
5V_S5	1D05V_S0


RT9161 48	
3D3V_S0	2D5V_S0 (200mA)

RT9025 48	
3D3V_S0	1V_VGA (1.2A)

RT9025, RT8209E 47	
3D3V_S5	1D1V_S5
5V_S5	1D1V_S0

CHARGER BQ24745 49	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA

CPU DC/DC ISL6265HR 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A
	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A



JE70-DN

page9

STRAP_DEBUG_BUS_GPIO_ENABLEb Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC#) *1 :Disable 0 : Enable
RS780: Enables Side port memory (RS880 use HSYNC#) *1 :Disable 0 : Enable
SUS_STAT# Selects Loading of STRAPS From EEPROM *1 : Bypass the loading of EEPROM straps and use Hardware Default Values 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

page15

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

page15

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

page12

USB	
Pair	Device
12	MINI2 CARD
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB3
5	USB2
4	CardReader
3	NC
2	USB4
1	MINI1 CARD
0	USB1


OCP3#


OCP2#

OCP0#

JE70-DN



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size A3	Document Number JE70-DN
Date: Thursday, November 19, 2009	Rev SB
Sheet 2 of 63	






JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU HT LINK I/F (1/4)			
Size	Document Number	Rev	
A3	JE70-DN	SB	
Date:	Monday, March 01, 2010	Sheet	4 of 63



CLOSE TO CPU



17 MEM_MA_DATA0	17 MEM_MA_DATA1	17 MEM_MA_DATA2	17 MEM_MA_DATA3	17 MEM_MA_DATA4	17 MEM_MA_DATA5	17 MEM_MA_DATA6	17 MEM_MA_DATA7	17 MEM_MA_DATA8	17 MEM_MA_DATA9	17 MEM_MA_DATA10	17 MEM_MA_DATA11	17 MEM_MA_DATA12	17 MEM_MA_DATA13	17 MEM_MA_DATA14	17 MEM_MA_DATA15	17 MEM_MA_DATA16	17 MEM_MA_DATA17	17 MEM_MA_DATA18	17 MEM_MA_DATA19	17 MEM_MA_DATA20	17 MEM_MA_DATA21	17 MEM_MA_DATA22	17 MEM_MA_DATA23	17 MEM_MA_DATA24	17 MEM_MA_DATA25	17 MEM_MA_DATA26	17 MEM_MA_DATA27	17 MEM_MA_DATA28	17 MEM_MA_DATA29	17 MEM_MA_DATA30	17 MEM_MA_DATA31	17 MEM_MA_DATA32	17 MEM_MA_DATA33	17 MEM_MA_DATA34	17 MEM_MA_DATA35	17 MEM_MA_DATA36	17 MEM_MA_DATA37	17 MEM_MA_DATA38	17 MEM_MA_DATA39	17 MEM_MA_DATA40	17 MEM_MA_DATA41	17 MEM_MA_DATA42	17 MEM_MA_DATA43	17 MEM_MA_DATA44	17 MEM_MA_DATA45	17 MEM_MA_DATA46	17 MEM_MA_DATA47	17 MEM_MA_DATA48	17 MEM_MA_DATA49	17 MEM_MA_DATA50	17 MEM_MA_DATA51	17 MEM_MA_DATA52	17 MEM_MA_DATA53	17 MEM_MA_DATA54	17 MEM_MA_DATA55	17 MEM_MA_DATA56	17 MEM_MA_DATA57	17 MEM_MA_DATA58	17 MEM_MA_DATA59	17 MEM_MA_DATA60	17 MEM_MA_DATA61	17 MEM_MA_DATA62	17 MEM_MA_DATA63
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------

17 MEM_MA_DM0	17 MEM_MA_DM1	17 MEM_MA_DM2	17 MEM_MA_DM3	17 MEM_MA_DM4	17 MEM_MA_DM5	17 MEM_MA_DM6	17 MEM_MA_DM7
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

17 MEM_MA_DQS0_P	17 MEM_MA_DQS0_N	17 MEM_MA_DQS1_P	17 MEM_MA_DQS1_N	17 MEM_MA_DQS2_P	17 MEM_MA_DQS2_N	17 MEM_MA_DQS3_P	17 MEM_MA_DQS3_N	17 MEM_MA_DQS4_P	17 MEM_MA_DQS4_N	17 MEM_MA_DQS5_P	17 MEM_MA_DQS5_N	17 MEM_MA_DQS6_P	17 MEM_MA_DQS6_N	17 MEM_MA_DQS7_P	17 MEM_MA_DQS7_N
------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------

ACPU1C

MEM-DATA			
MA_DATA0	MB_DATA0	MA_DATA1	MB_DATA1
MA_DATA2	MB_DATA2	MA_DATA3	MB_DATA3
MA_DATA4	MB_DATA4	MA_DATA5	MB_DATA5
MA_DATA6	MB_DATA6	MA_DATA7	MB_DATA7
MA_DATA8	MB_DATA8	MA_DATA9	MB_DATA9
MA_DATA10	MB_DATA10	MA_DATA11	MB_DATA11
MA_DATA12	MB_DATA12	MA_DATA13	MB_DATA13
MA_DATA14	MB_DATA14	MA_DATA15	MB_DATA15
MA_DATA16	MB_DATA16	MA_DATA17	MB_DATA17
MA_DATA18	MB_DATA18	MA_DATA19	MB_DATA19
MA_DATA20	MB_DATA20	MA_DATA21	MB_DATA21
MA_DATA22	MB_DATA22	MA_DATA23	MB_DATA23
MA_DATA24	MB_DATA24	MA_DATA25	MB_DATA25
MA_DATA26	MB_DATA26	MA_DATA27	MB_DATA27
MA_DATA28	MB_DATA28	MA_DATA29	MB_DATA29
MA_DATA30	MB_DATA30	MA_DATA31	MB_DATA31
MA_DATA32	MB_DATA32	MA_DATA33	MB_DATA33
MA_DATA34	MB_DATA34	MA_DATA35	MB_DATA35
MA_DATA36	MB_DATA36	MA_DATA37	MB_DATA37
MA_DATA38	MB_DATA38	MA_DATA39	MB_DATA39
MA_DATA40	MB_DATA40	MA_DATA41	MB_DATA41
MA_DATA42	MB_DATA42	MA_DATA43	MB_DATA43
MA_DATA44	MB_DATA44	MA_DATA45	MB_DATA45
MA_DATA46	MB_DATA46	MA_DATA47	MB_DATA47
MA_DATA48	MB_DATA48	MA_DATA49	MB_DATA49
MA_DATA50	MB_DATA50	MA_DATA51	MB_DATA51
MA_DATA52	MB_DATA52	MA_DATA53	MB_DATA53
MA_DATA54	MB_DATA54	MA_DATA55	MB_DATA55
MA_DATA56	MB_DATA56	MA_DATA57	MB_DATA57
MA_DATA58	MB_DATA58	MA_DATA59	MB_DATA59
MA_DATA60	MB_DATA60	MA_DATA61	MB_DATA61
MA_DATA62	MB_DATA62	MA_DATA63	MB_DATA63


MA_DM0	MB_DM0	MA_DM1	MB_DM1
MA_DM2	MB_DM2	MA_DM3	MB_DM3
MA_DM4	MB_DM4	MA_DM5	MB_DM5
MA_DM6	MB_DM6	MA_DM7	MB_DM7

MA_DQS0_P	MB_DQS0_P	MA_DQS0_N	MB_DQS0_N
MA_DQS1_P	MB_DQS1_P	MA_DQS1_N	MB_DQS1_N
MA_DQS2_P	MB_DQS2_P	MA_DQS2_N	MB_DQS2_N
MA_DQS3_P	MB_DQS3_P	MA_DQS3_N	MB_DQS3_N
MA_DQS4_P	MB_DQS4_P	MA_DQS4_N	MB_DQS4_N
MA_DQS5_P	MB_DQS5_P	MA_DQS5_N	MB_DQS5_N
MA_DQS6_P	MB_DQS6_P	MA_DQS6_N	MB_DQS6_N
MA_DQS7_P	MB_DQS7_P	MA_DQS7_N	MB_DQS7_N

JE70-DN








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		CPU DDR (2/4)		Rev
Size	Document Number	JE70-DN		SB
A3				
Date:	Monday, March 01, 2010	Sheet	5	of 63





IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.









RS880M Display Port Support(muxed on GFX)


DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



A-LINK




PCIe I/F SB




JE70-DN










PX_EN :Power Xpress enable
PE_GPI01 :use to turn on the power of Discrete VGA
PE_GPI00 :use to reset the MXM module when enables Power Xpress

AS81E		Part 5 of 5	
Y14	VSSIO_SATA	V5S	A12
Y16	VSSIO_SATA	V5S	A28
AE16	VSSIO_SATA	V5S	A2
AC14	VSSIO_SATA	V5S	E5
AE12	VSSIO_SATA	V5S	D23
AE14	VSSIO_SATA	V5S	E28
AE9	VSSIO_SATA	V5S	E6
AE10	VSSIO_SATA	V5S	F24
AE11	VSSIO_SATA	V5S	U15
AE13	VSSIO_SATA	V5S	R13
AE15	VSSIO_SATA	V5S	R17
AE16	VSSIO_SATA	V5S	T10
AH7	VSSIO_SATA	V5S	P10
AH10	VSSIO_SATA	V5S	U11
AH11	VSSIO_SATA	V5S	V11
AH12	VSSIO_SATA	V5S	M18
AJ11	VSSIO_SATA	V5S	V13
AJ13	VSSIO_SATA	V5S	M11
AJ16	VSSIO_SATA	V5S	L12
		V5S	L18
		V5S	J7
A9	VSSIO_USB	V5S	P3
B10	VSSIO_USB	V5S	V4
R0	VSSIO_USB	V5S	A04
K11	VSSIO_USB	V5S	A04
D10	VSSIO_USB	V5S	A02
D12	VSSIO_USB	V5S	A04
D17	VSSIO_USB	V5S	V8
D19	VSSIO_USB	V5S	M9
F9	VSSIO_USB	V5S	W10
F12	VSSIO_USB	V5S	A22
F14	VSSIO_USB	V5S	S28
F15	VSSIO_USB	V5S	U4
G9	VSSIO_USB	V5S	V28
G11	VSSIO_USB	V5S	V10
F18	VSSIO_USB	V5S	V12
H10	VSSIO_USB	V5S	P10
H12	VSSIO_USB	V5S	AA11
H13	VSSIO_USB	V5S	G2
H16	VSSIO_USB	V5S	V4
H18	VSSIO_USB	V5S	J4
J10	VSSIO_USB	V5S	V5
J19	VSSIO_USB	V5S	G9
K10	VSSIO_USB	V5S	H12
K11	VSSIO_USB	V5S	AE25
K14	VSSIO_USB	V5S	H7
K16	VSSIO_USB	V5S	AH29
K19	VSSIO_USB	V5S	V10
		V5S	E6
		V5S	N4
		V5S	L8
Y4	EFUSE		L8
			L8
	VSSAN_HWM		
M9	VSSXL	VSSPL_SYS	M20
P21	VSSIO_PCIECLK	VSSIO_PCIECLK	H23
P20	VSSIO_PCIECLK	VSSIO_PCIECLK	J26
M2	VSSIO_PCIECLK	VSSIO_PCIECLK	AA21
M24	VSSIO_PCIECLK	VSSIO_PCIECLK	AA23
P22	VSSIO_PCIECLK	VSSIO_PCIECLK	AD23
P24	VSSIO_PCIECLK	VSSIO_PCIECLK	AA26
P25	VSSIO_PCIECLK	VSSIO_PCIECLK	AC26
T20	VSSIO_PCIECLK	VSSIO_PCIECLK	V20
T22	VSSIO_PCIECLK	VSSIO_PCIECLK	W21
T23	VSSIO_PCIECLK	VSSIO_PCIECLK	VSSIO_PCIECLK
V20	VSSIO_PCIECLK	VSSIO_PCIECLK	AE26
J23	VSSIO_PCIECLK	VSSIO_PCIECLK	L21
		VSSIO_PCIECLK	K20

 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ATI-SB820 POWER&GND (4/5)			
Size	Document Number		Rev
Custom	JE70-DN		SE
Date:	Friday, February 12, 2010	Sheet 14 of	63

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



1118 modify R412, R411

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIe Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIe Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

DEBUG STRAPS


TPAD14-GP	TP89	PCI_AD23	11
TPAD14-GP	TP87	PCI_AD24	11
TPAD14-GP	TP85	PCI_AD25	11
TPAD14-GP	TP93	PCI_AD26	11
TPAD14-GP	TP98	PCI_AD27	11
TPAD14-GP	TP156	PCI_AD28	11
TPAD14-GP	TP159	PCI_AD29	11
TPAD14-GP	TP154	PCI_AD30	11

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCI STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

JE70-DN


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ATi-SB820 STRAPPING (5/5)	
Size	Document Number
A3	JE70-DN
Date: Tuesday, February 23, 2010	Rev SB
Sheet 15 of 63	





REVERSE TYPE

62.10017.W11
2ND = 62.10017.V51
3RD = 62.10017.M51


1106 modify ADIM1



Note:
If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is
SO-DIMMA TS Address is




VREF_DDR_MEM




LAYOUT: Locate close to DIMM


DDR_VREF_DQ



LAYOUT: Locate close to DIMM



1029 add R934, R935
1105 modify R934, R935



DISPLAY SUPPORT TABLE

	PX_EN#	DP_AUX0N EDP disabled	I2C_DATA EDP disabled	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	1	X	X	0	IGP (LVDS, EDP, VGA, DP)
MXM only mode	1	X	X	1	MXM (LVDS, EDP, VGA, DP)
Power Express(muxed)	0	0/1	0/1	1	MXM/IGP (LVDS, EDP, VGA); MXM(DP)
Power Express(muxless)	0	X	X	0	IGP (LVDS, EDP, VGA, DP)

PX mode display device auto detection method:
VGA: I2C interface to N8
DP: HPD

LVDS

Function	SEL
An to nB1	L
An to nB2	H

CRT










$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S=0
L	H	IA1	IB1	IC1	ID1	S=1

EDID

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A



H: HIGH Logic Level L: LOW Logic Level



LCD CONN


Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND




1029 add EC99,EC100


1020 delete CCD1 conn and modify these nets for CCD




SB_1222



PE_GPIO2
L=> UMA
H=> DIS



Reserve direct connector to KBC




PE_GPIO2
L=> UMA
H=> DIS

JE70-DN

緯創資通 Wistron Corporation	
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LCD CONN	
Size	Document Number
Custom	JE70-DN
Date	Tuesday, February 23, 2010
Sheet	19 of 63
Rev	SB

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


CRT I/F & CONNECTOR



Hsync & Vsync level shift


Function	OE#
nA to nY	L
X	H

PE_GPIO2
L=> UMA
H=> DIS



DDC_CLK & DATA level shift


1029 swap these nets




JE70-DN

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.	
Title	
CRT Connector	
Size	Document Number
JE70-DN	
Date: Tuesday, February 23, 2010	Sheet 20 of 63

SATA Connector



ODD Connector




JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ODD			
Size	Document Number		Rev
	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet	23 of 63






BLUETOOTH MODULE

1.5A / High Active Voltage 2V




JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUETOOTH			
Size	Document Number		Rev
	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet	24 of 63




JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: USB			
Size	Document Number	Rev	SB
Date: Tuesday, February 23, 2010	Sheet 25 of 63		





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector



LAN Connector






JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
Azalia codec ALC272			SB
Size	Document Number		
A3	JE70-DN		
Date:	Tuesday, February 23, 2010	Sheet	28 of 63


AUDIO OP AMPLIFIER




JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO AMP			
Size	Document Number	Rev	SB
JE70-DN			
Date: Tuesday, February 23, 2010	Sheet 29	of 63	


Internal Mic




Internal Speaker



LINE OUT



MIC IN



JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number	Rev	
	JE70-DN	SB	
Date:	Monday, March 01, 2010	Sheet 30 of 63	

No Modem Function

JE70-DN


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
MDC			
Size	Document Number		Rev
	JE70-DN		SB
Date:	Thursday, November 19, 2009		Sheet 31 of 63

5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD) on USB board


JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARDREADER			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet	32 of 63


Mini Card Connector(WLAN)




Place near AMIN11



Mini Card Function



Place near MINIC2




JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINI CARD			
Size	Document Number		Rev
	JE70-DN		SE
Date:	Tuesday, February 23, 2010	Sheet	33 of 63


No NEWCARD Function


JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet	34 of 63




JE70-DN










GOLDEN FINGER FOR DEBUG BOARD



JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size A3	Document Number JE70-DN	Rev SB	
Date: Tuesday, February 23, 2010		Sheet 37 of 63	










JE70-DN


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Touch PAD			
Size	Document Number	Rev	
A3	JE70-DN	SB	
Date:	Tuesday, February 23, 2010	Sheet	38 of 63

NONE BOARD


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NONE BOARD			
Size	Document Number		Rev
A3	JE70-DN		SB
Date:	Thursday, November 19, 2009		Sheet 39 of 63

LED






P/H @ 1D8V_S3 PAGE




JE70-DN


Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




DCDC 1D1V(RT8209)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731



2D5V LDO R9161




1D5V LDO G9571




JE70-DN

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Power Block Diagram		
Size A3	Document Number JE70-DN	Rev SB
Date: Thursday, November 19, 2009	Sheet 42 of 63	



Aux Power 3D3V_AUX_S5





Run Power



+3VS to 3.3V_DELAY Transfer







RT8209E for 1D5V

5V_S5

20091001 Wayne

R600 10R3J-3-GP

7141 V5FILT

C822 SC1U10V2KX-1GP

5V_S5

D34 B0530WS-7-F-GP

TC25 ST15U25VDM-1-GP 77.21561.00L

0921 12.36 PM_SLP_S5# >>>

R590 0R2J-2-GP

C829 SC1U10V2KX-5GP

R593 200K2F-4-GP

7141 EN PSV

7141 TON

7141 TRIP

R575 10KR2F-2-GP

1102 modify R486

74.08209.B73

RT8209EGQW-GP

3D3R3J-L-GP

R574

C821 SC1U10V2KX-1GP

7141 LL 1

7141 DRVH

7141 DRVL

7141 LL

7141 VFB

7141 VBST

U76

VDD

VDDP

UGATE

LGATE

PHASE

VOUT

PGOOD

GND

PGND

NCH15

EN/DEM

TON

CS

1D5V_PWR

3D3V_S0

R596 10KR2F-2-GP

R597 0R2J-2-GP >>>

1D5V_PWRGD 41

0925

DCBATOUT_7141_1D5V

U69 SI7686DP-T1-GE3-GP

U70 SI164DP-T1-GE3-GP

U24 SI164DP-T1-GE3-GP

7141 VFB

R598 30KR2F-GP

R599 30KR2F-GP

L56 IND-1UH-93-GP

C832 SC3P50V21K-3GP

C835 SC1U10V2KX-5GP

TC19 SE390U2D5V-M-5-GP

TC21 SE390U2D5V210M-5-GP

1D5V_PWR

1D5V_PWD




20090910

Formula: $V_{out} = 0.75V * (R1 + R2) / R2$

Parameters: Iomax=14A, OCP>21A


Component Values:

Use Case	Resistor Value	Voltage	Part Number
Madsion use	34k	1.6V	(64.34025.6DL)
Park use	33k	1.575V	(64.33025.6DL)
UMA use	30k	1.5V	(64.30025.6DL)



JE70-DN


RT9025 for 1D05V_S0



JE70-DN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
LDO 1D05V/2D5V/1V			
Size A3	Document Number		Rev
	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet 48 of	63




1Pin=3A

1021 modify DCIN1

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR





Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B/I
7	BT+
8	BT+


JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
AD/BATT CONN			
Size	Document Number	Rev	SB
JE70-DN			
Date: Tuesday, February 23, 2010	Sheet 50	of 63	










For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT N= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPI00	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPI01	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPI08	RESERVED	0
BIF_VGA_DIS	GPI09	VGA ENABLED	0
RESERVED	GPI021	RESERVED	0
BIOS_ROM_EN	GPI022_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPI0[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	X X

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESET


H2SYNC, GENERIC, GPIO2, GPIO21

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	X000	ST Microelectronics	M25P05A
256MB	X001		M25P10A
64MB	X010		M25P20
32MB	X		M25P40
512MB	X	Chingis (formerly PMC)	PH25LV512A
1GB	X		PH25LV018A
2GB	X		0100
4GB	X		0101




Designator	For M97-M2	For Mannheim
R_MEM_1	18K	18K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

DDR3





SAMSUNG: 72.41164.H0U(VR.1GB0B.006)
HYNIX: 72.51G63.C0U(VR.1GB0G.004)



```
1030 modify these nets
```

2.16A



DDR3



Madison



72.41164.H0U
2ND = 72.51G63.C0U

56,57 DQMA[0..7] <<>>
56,57 RDQSA[0..7] <<>>
56,57 WDQSA[0..7] <<>>
56,57 MAA[0..12] <<>>
56,57 MDA[0..63] <<>>



Madison


72.41164.H0U
2ND = 72.51G63.C0U



JE70-DN

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
VRAM(2/4)	
Size	Document Number
A3	JE70-DN
Date:	Tuesday, February 23, 2010
Sheet	58 of 63
Rev	SB

DDR3




72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)



72.41164.H0U
2ND = 72.51G63.C0U







JE70-DN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(3/4)			
Size A3	Document Number		Rev
JE70-DN		SB	
Date: Tuesday, February 23, 2010	Sheet	59 of	63


DDR3



JE70-DN

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VRAM(4/4)		
Size A3	Document Number	Rev SB
Date: Tuesday, February 23, 2010 Sheet 60 of 63		

RT8208B VGA CORE



MAVDD_ALTV0	Madison Pro	Park XT
0	1.00V	1.12V
1	0.90V	0.90V

JE70-DN

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Title																													

RT8209E_VGA_CORE

Size

Document Number	
-----------------	--

JE70-DN

Date: Monday, March 01, 2010

Sheet	61	of	63
-------	----	----	----

1020

Page8: modify these nets for PCIE ports
Page11: add these nets(INT_VGA_EN#,EDP_EN)
Page11: add the net(PX_EN#) and R861
Page11: delete D41,R437,R435
Page12: modify these nets for USB ports
Page14: modify L45,L48,L52,L57,L58,L60
Page18: delete RN95,R423 and add Q73-Q76,R862-R864,D45
Page19: delete CCD1 conn and modify these nets for CCD
Page19: add R865,R866,U100
Page20: add Q77,R867
Page24: add modify these nets for BT
Page25: add modify these nets for USB board
Page26: modify these nets for PCIE port(LAN)
Page26: delete the net(LOW_PWR)
Page33: modify these nets for PCIE ports(MINI1,MINI2)
Page33: modify these part's names
Page33: modify these nets for USB port(MINI2)
Page40: 1020 modify PWR_LED1,CHARGER_LED1
Page51: add screw holes

1021

Page5: modify these nets
Page6: delete HDT1 conn and add TP246~255
Page16: modify these nets of ADM1
Page16: add R880~883
Page17: modify these nets of ADM2 and ADM3
Page17: add R884~R891
Page18: add RN114~117
Page23: modify ODD1
Page25: modify the net(COVER_SW#_1)
Page30: modify LOUT1,AMIC1 and MICIN1
Page33: modify AMINI1 and MINI2
Page36: modify these nets and add R873~878
Page38: modify these devices(ATPCN1,SW_R,SW_L)
Page40: modify PWR_LED1,CHARGER_LED1
Page49: add D46
Page50: modify DCIN1, BAT1 and add R879

1021

Page26: modify U6(LAN IC)

1023

Page12: delete R538,R539 and add RN118
Page12: delete R442,R443,R445 and add RN119
Page12: delete R570~R572 and add RN120
Page12: delete C368~C371,C446,C449,C686,C687
Page18: swap these nets
Page21: add R892~R900,Q78
Page25: delete TC29,TC24,EC79,EC83
Page25: modify the net of USB CN1 pin32
Page36: delete R258 and RN89,RN122
Page36: delete R382 and add U101
Page36: delete R892,R483,R497,R478 and add RN123
Page36: delete R410,R416 and add RN121,R892
Page37: add R901,R902
Page40: modify the pin5 define of PWR_CN1 and Q11
Page43: add TC53,TC54,U44
Page61: modify TC52, R295 and add R903,Q79

1026

Page3: add R904 and modify C509,R232,R235
Page6: add R913,RN124
Page6: modify RN42,RN84,R612,R611,R364
Page17: modify these nets
Page19: modify R588
Page21: modify U73 and delete R504
Page22: modify SATA1
Page35: delete R311 and modify FAN1
Page36: modify RN121
Page36: modify AKB1
Page37: modify RN94 and the net(SPI_WP#)
Page43: add R097~R911,D47,Q80
Page53: add R905,R906

1027

Page10: delete C651,R320,R316
Page11: modify C543,C306,C424,C433
Page11: delete R148
Page12: modify the net(PM_RSMRST#)
Page43: modify the net(PM_RSMRST#)

1028

Page3: add the net(LAN_CLKREQ#) to RN70
Page4: modify C704-C706
Page4: modify R401
Page9: delete R576,R578
Page10: modify C62,C91
Page11: delete R207,C337,D5,R208
Page11: delete the net(PCI_REQ#6)
Page12: delete RN120 and add R570
Page13: modify the net(SATA_LED#)
Page14: add C1198,C1199 and modify C815,C811
Page16: add R934,R935
Page18: add U102,R915~R919
Page18: modify R432,U3,U8
Page19: add U103,R920~R922 and delete D35
Page20: add R936,R937 and modify R325,R323,R354
Page21: delete RN8,RN13,RN15,RN19
Page21: modify C819~C821,C823,C824,C826~C828
Page25: add L82,R924,R925
Page29: modify R489
Page30: modify R622,R619 and add RN125
Page36: delete R384 and modify the net(KBC_BL_ON_IN)
Page36: add R926
Page43: delete R583,D33,U74,R340,Q34,R584
Page43: add R930~R933,Q84,Q85,C1197
Page43: add R927~R929,Q8~Q83
Page43: delete R591~R595
Page48: modify these nets(DGPU_PWROK,0025_POK)

1029

Page6: delete R364,R612 and add RN127,R946
Page16: delete C331,C338
Page17: delete C348,C340,C350,C342
Page18: modify these nets
Page19: add EC99,EC100
Page24: add EC101,EC102
Page25: add L82,R924,R925,R939,EC103
Page35: delete D17,D18,U39,U43,R298,R322,R330,R338,R337,C646,C656
Page35: delete U38,R321,R308,R309,R314,C645
Page36: add R945,RN126
Page43: delete U44,R342,C675
Page47: modify the net
Page48: modify R582 and add R938
Page50: add D48
Page53: add R940~R943
Page61: add R944,Q86

1030

Page3: modify these nets
Page8: modify these nets
Page11: modify the net
Page12: add R949
Page14: delete C760,C721,C805,C800,C769,L64 and add R948
Page18: modify these nets
Page30: add R950~R953 and modify EC24,EC51
Page57: swap these nets
Page58: swap these nets
Page59: swap these nets
Page60: swap these nets

1102

Page3: swap these nets
Page6: swap these nets
Page12: swap these nets
Page13: swap these nets
Page18: swap these nets
Page25: modify USB CN1
Page30: modify these names of these nets

1103

Page3: modify X5,C508,C509
Page11: modify R164
Page14: modify L51,L59
Page21: modify these names of nets
Page21: add RN8,RN13,RN15,RN19
Page36: add the net(A_MIC_SUPPORT#)

1104

Page6: delete TP246~255 and add HDT1
Page9: modify the value of RN11
Page24: add AFTP(TP256~TP258)
Page24: add AFTP(TP259~TP263)
Page25: add AFTP(TP264~TP280)
Page35: add AFTP(TP281,TP282)
Page36: add AFTP(TP283~TP307)
Page38: add AFTP(TP308~TP312)
Page40: add AFTP(TP313~TP319)
Page56: modify these values of R724,R725

1105

Page3: delete R191~R194,R198~R200,R204~R206
Page3: delete R214,R213,R187~R190,R220,R222
Page3: add RN128~RN136
Page3: modify R215,R197,R238,R229
Page6: delete R104,R105,R108,R110
Page6: add RN137,RN138,R954
Page6: modify R366
Page6: modify Q8,R81,R375,C205
Page8: delete TP16,TP17,TP20,TP21
Page9: add R955,R956 and modify R29
Page11: delete R144,R141,R137,R138
Page12: add the net(SUS_STAT#) and R957
Page12: modify these nets
Page21: swap these nets
Page28: modify C713,R634 and delete R626
Page33: modify these nets
Page33: modify R879

1106

Page3: modify these values of R169,R170
Page12: add R957,R958
Page12: add these nets(USB_OC#0,USB_OC#2,USB_OC#3)
Page16: modify R880~R883,ADM1
Page17: modify R888,R890,ADM2
Page21: add R959
Page35: modify FAN1
Page35: modify PWR_CN1
Page35: modify ATPCN1
Page36: swap these nets(KBRCIN#,KA20GATE)
Page37: swap RN94
Page44: swap RN45
Page51: add EC104~EC112 for EMI demand

1107

Page3: swap RN129,RN130,RN132
Page6: swap RN137
Page51: add EC104~EC112 for EMI demand

1109

Page45: modify the value of R448 to 64.15035.6DL for Power team demand
Page45: modify R462,R470 for Power team demand
Page46: modify L25 for Power team demand
Page48: modify C1032,C1194

1110

Page5: swap RN48
Page7: add C1200~C1207
Page11: add R960,R961
Page25: modify USB1
Page43: add TC55,TC56
Page52: add R962

1111

Page11: add R965
Page21: modify HDMI1
Page28: add R626
Page33: delete C550,C549 and add R963
Page36: delete RN121 and add R964
Page45: modify TC39,TC40
Page48: add R966,Q87,C1208,R967,R968,Q88

1112

Page13: modify the net
Page48: delete R968,Q88
Page48: modify R819,R820,R966
Page48: modify the net

1113

Page3: delete R170,EC50
Page25: delete R939,TP272,EC103
Page46: modify TC43
Page48: add R969
Page53: add R968
Page53: delete TP103,TP122,TP160,TP178
Page53: delete these TP(TP157,TP145...))
Page54: delete TP3~TP9

1117(Rename)

Page18: swap these nets
Page22: delete D29~D31,D33
Page36: modify RN31
Page61: delete G24~G29
Page61: modify the net

1118

Page14: add R620 and modify R184
Page15: modify R412,R411
Page36: swap AKB1 pin1~pin26

JE70-DN

		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY(1/2)			
Size	Document Number		Rev
K2	JE70-DN		SB
Date:	Thursday, November 19, 2009	Page	62 of 63

SA to SB

1120

Page19: modify these nets
Page48: modify the net(9025_EN)

1124

Page38: modify ATPCN1

1126

Page25: modify these nets
Page36: add TP174