


Orta Block Diagram



PCB Layer Stackup

L1: Signal 1
L2: VCC
L3: Inner Signal 2
L4: Inner Signal 3
L5: GND
L6: Signal 4

CPU V_CORE

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>VCC_CORE_S0</i>

SYSTEM DC/DC

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>1D2V_S0</i> <i>1D8V_S3</i>

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

INPUT	OUTPUT
3D3V_S5	1D2V_S5
3D3V_S0	2D5V_S0
3D3V_S0	1D5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
<i>AD+</i> <i>BAT+</i>	<i>DCBATOUT</i>

<Variant Name>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **BLOCK DIAGRAM**

Size	Document Number
------	-----------------

A3	Orta
----	------

Date: Friday, January 12, 2007

Sheet 1 of 46

Rev
SB

SA: 07/31/06 Start

- SB change
power team
- 1.change L7, L9 to 68.1R510.10D
 - 2.change U12 to 84.04706.037
 - 3.change R66 to 10K ohm

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CHANGE HISTORY

Size

A3

Document Number


Orta





Date: Friday, January 12, 2007

Sheet 2 of 46

Rev




SB










緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(3/4)_Control & Debug			
Size	Document Number		Rev
A3		Orta	SB
Date:	Friday, January 12, 2007	Sheet 6 of	46



LAYOUT: Place on backside of processor.




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title		CPU(4/4) Power	
Size A3	Document Number	Rev SB	
Date: Friday, January 12, 2007		Sheet 7	of 46

PARALLEL TERMINATION




Decoupling Capacitor






CLAW HAMMER TO NB

NB TO CLAW HAMMER





<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NB-RS690M HT			
Size	Document Number	Rev	
A3	Orta	SB	
Date:	Friday, January 12, 2007	Sheet	10 of 46




A-LINK
CLOSE TO NB
Change 0920














LED BD









緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		CRT/TV Connector	
Size	Document Number	Rev	SB
Date: Friday, January 12, 2007		Sheet 15	of 46



PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB460








PCI_CLK4
PCI_CLK6
PCI_CLK0
PCI_CLK1

19 AC_SDATAOUT
16,31 PCLK_KBC
16 CLK33 LPCROM
16 PCI_CLK0
16,25 PCLK_PCM




REQUIRED SYSTEM STRAPS

		SB600				
		AC_SDOUT	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM		
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	DEFAULT		

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

16,25 PCI_AD28
16,25 PCI_AD27
16,25 PCI_AD26
16,25 PCI_AD25
16,25 PCI_AD24
16,25 PCI_AD23



DEBUG STRAPS

		PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH		RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW					USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SB600 STRAPPING PIN

Size A3


Document Number

Rev SB



Date: Friday, January 12, 2007

Sheet 20 of 46

SATA HD Connector




ODD Connector



bom1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDD and CDROM	
Size	Document Number
Date: Friday, January 12, 2007	Sheet 21 of 46
Rev	SB





EC21 put near BLUE1 / all USB put one choke near connector by EMI request


[illegible]




LAN Connector



GIGA Lan Transformer



For EMI request





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6









<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LAN Connector	Rev	SB
Size	Document Number		
A3	Orta		
Date:	Friday, January 12, 2007	Sheet	24 of 46

Title			
OZ711SP1 (1 of 2)			
Size	Document Number		Rev
	Orta		SB
Date:	Friday, January 12, 2007	Sheet 25 of	46

PCMCIA Socket




XD
MS / MS PRO
SD / SD IO / MMC







<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PCMCIA / 1394 / CARD READER			
Size	Document Number		Rev
Orta			SB
Date:	Friday, January 12, 2007	Sheet	27 of 46

Mini Card Connector

NEWCARD Connector





Reserve the symbol
for bottom side
connector






POWER GENERATE

Layout
20 mil




AUDIO OP AMPLIFIER


KBC_MUTE_GPIO8



LINE IN









Cover Up Switch


2nd source:20.F00984.002






Check test point




Test Point 放在 Dimm Door 打開可量測處




EMI Bypass cap.






TOP VIEW




(BOTTOM VIEW)

EMI REQUEST

Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46




GOLDEN FINGER FOR DEBUG BOARD




<Core Design>

緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BIOS		
Size A3	Document Number Orta	Rev SB
Date: Friday, January 12, 2007	Sheet 33 of	46




<Core Design>



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWERGOOD&ENABLES(1/2)			
Size A3	Document Number Orta	Rev SB	
Date: Friday, January 12, 2007	Sheet 34	of 46	




CPU_CORE
ISL6264CRZ




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255




TI TPS51116
1.8V / 0.9V



ISL6268_1D2V




ISL6268_VGA_CORE




<Core Design>

VID=1.20V(25W)/1.15V(35W)
Iomax=21A(25W)/35A (35W)
OCP=40A~45A

V1D5	V1D4	V1D3	V1D2	V1D1	V1D0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	1	0	1.500
0	0	0	0	1	1	1.475
0	0	0	1	0	0	1.450
0	0	0	1	1	0	1.425
0	0	0	1	1	1	1.400
0	0	1	0	0	0	1.375
0	0	1	0	0	1	1.350
0	0	1	0	1	0	1.325
0	0	1	0	1	1	1.300
0	0	1	1	0	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	1	0	1.225
0	0	1	1	1	1	1.200
0	0	1	1	1	1	1.175
0	1	0	0	0	0	1.150
0	1	0	0	0	1	1.125
0	1	0	0	1	0	1.100
0	1	0	0	1	1	1.075
0	1	0	1	0	0	1.050
0	1	0	1	0	1	1.025
0	1	0	1	1	0	1.000
0	1	0	1	1	1	0.975
0	1	1	0	0	0	0.950
0	1	1	0	0	1	0.925
0	1	1	0	1	0	0.900
0	1	1	0	1	1	0.875
0	1	1	1	0	0	0.850
0	1	1	1	0	1	0.825
0	1	1	1	1	0	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.7625
1	0	0	0	0	1	0.75
1	0	0	0	1	0	0.7375
1	0	0	0	1	1	0.725
1	0	0	1	0	0	0.7125
1	0	0	1	0	1	0.7
1	1	1	1	1	1	0.375




Overlap with one of H/S MOSFET



VCC_CORE_S0

Close to Choke



20061109



CYNTec 1004
RDC= 1.05 +-5% , Idc=30A , Isat = 60A

Close to Choke

20061109



Panasonic 330uF / ESR=9mohm

Parallel


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU Vcore Power_2			
Size	Document Number		Rev
A3	Orta		SB
Date:	Friday, January 12, 2007	Sheet 38 of	46


Aux Power


3D3V_AUX_S5




Aux Power

3D3V_AUX_S5






Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AD/BATT CONN			
Size A3	Document Number		Rev
	Orta		SB
Date:	Friday, January 12, 2007	Sheet 41 of	46



Iomax=5A
OCP>10A

5V_S5

TC14

SE220U6D3VMX-1GP

TC15

ST7220U6D3VMX-1GP

R388 0R2J-2-GP



R386 0R2J-2-GP


Nippon Chemi-Con Al Cap.
6D3V, F61
ESR=10mohm.

NEC 220uF
6D3V, V Size
ESR=25mohm

Maximum current:5A
If LIR=0.35
 $\Delta I = 5 \times 0.35 = 1.75A$
 $V_{in} = 20V; F_{sw} = 400K$
 $L \sim 3.3\mu H$

OCP:5x2=10A
 $I_{ocp} = 10 - (1.75/2) \sim 9.125A$
 $V_{th} = 9.125A \times 24m\Omega = 219mV$
 $R(I_{lim}) = (219mV \times 10) / 5uA$
 $\sim 438K \rightarrow 442K$





$I_d=9.6A$
 $Q_g=18-nC$,
 $R_{dson}=13.5-16.5mohm$

$I_d=13.2A$
 $Q_g=27nC$,
 $R_{dson}=6.8-8.2mohm$

Tai-Tech
 $DCR=3.5m\ ohm$
 $I_{rms}=20A$, $I_{sat}=28A$


1D8V Iomax=8A
OCP>16A

$V_{outsetting}=1.8046V$


SB

Nippon
 Chemi-Con
 Al Cap.
 $390uF/2D5V$
 $ESR=15mohm$

Kemet
 $220uF/4V$
 $ESR=15mohm$



$$V_{out}=0.758V \cdot (R1+R2)/R2$$



$I_d=9.2A$
 $Q_g=9-12nC$,
 $R_{dson}=17.4-22mohm$

$I_d=9.6A$
 $Q_g=18-nC$,
 $R_{dson}=13.5-16.5mohm$



Netswap
 $DCR=7.5m\ ohm$
 $I_{rms}=12A$, $I_{sat}=20A$

1D2V Iomax=8A
OCP>16A

$V_{outsetting}=1.2047V$

SB

Kemet
 $220uF/4V$
 $ESR=15mohm$



STRP_DATA	1D2V(VCC_NB)
0	1.0
1	1.2

$$V_{trip}(mV)=R_{trip}(Kohm) \cdot 10(uA)$$

$$I_{ocp}=(V_{trip}/R_{dson})+((1/(2 \cdot L \cdot f)) \cdot ((V_{in}-V_{out}) \cdot V_{out})/V_{in}))$$

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2

<Core Design>



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


TPS51124 1D8V 1D2V

Title: **Orta** Rev: **SB**


Size: A3 Document Number: Sheet 43 of 46

Date: Friday, January 12, 2007





Run Power




Add as ATI suggestion


Power On Logic

<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PWR CTL LOGIC / PWR PLANE			
Size A3	Document Number Orta		Rev SB
Date: Friday, January 12, 2007		Sheet 45	of 46




DUMMY in SA




34.42Y01.001










34.42Y01.001








34.46502.001




34.42Y01.001




TOP(CARD READER BD)
34.42Y01.011




SB




BOT(MDC)
34.42Y01.011







BOT(CPU)
34.42Y01.011




BOT(SB)
34.42Y01.011








BOT(MINI CARD)
34.46502.001



SB



SB



<Core Design>

Title		
34.42Y01.011		
EMI/Spring/Boss		
Size	Document Number	Rev
		SB
Date	Friday, January 12, 2007	Sheet 46 of 46

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.