



Calpella Switchable Graphic BLOCK DIAGRAM




Note:
HM55 does not support USB 6 & 7
HM55 does not support SATA 2 & 3

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR1)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0-S5
+RTC_CELL	+3V~+3.3V	RTC		S0-S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0-S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0-S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0-S5
3V_LAN_S5	+3.3V	LAN POWER	AUX_ON	
+5VSUS	+5V		SUSD	
+3VSUS	+3.3V		SUSD	
+1.5VSUS	+1.5V	SODIMM POWER	SUSON	
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	
+5V	+5V		MAIND	
+3V	+3.3V		MAIND	
+1.8V	+1.8V		MAINON	
+1.5V	+1.5V	PCH POWER	MAIND	
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	
+1.05V	+1.05V	PCH POWER	MAINON	
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	
MBAT+	+10V~+17V	MAIN BATTERY		
+5V_S5	+5V		S5_ON	
+3V_S5	+3.3V		S5D	

Thermal Follow Chart






CPU_CLK select(CLK)




CPU_SEL	0	1
CPU0/1=133MHz (default)		CPU0/1=100MHz

SMBus(CLK)





CLK Enable(CLK)





Quanta Computer Inc.
PROJECT : ZQ3

Size	Document Number	Rev
	Clock Generator	1A

Date: Monday, March 29, 2010 Sheet 3 of 47








AUBURNDAL/CLARKSFIELD PROCESSOR (POWER)

AUBURNDAL/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



Note:
For Validating IWP VR R6451 should be STUFF
and R2N1 NO_STUFF

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V



Quanta Computer Inc.
PROJECT : ZQ3


Size	Document Number	Rev
	AUBURNDAL 3/4 (PWR)	1A
Date:	Monday, March 29, 2010	Sheet 6 of 47

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)

Processor Strapping


	1
--	---

IBEX PEAK-M (PCI,USB,NVRAM)




PCH4(CLG)


IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)






GPU RST#(CLG)




GPIO Pull-up/Pull-down(CLG)



IBEX PEAK-M (POWER)




IBEX PEAK-M (GND)



Quanta Computer Inc.
PROJECT :ZQ3

Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A
Date:	Monday, March 29, 2010	Sheet 13 of 47

DDR_STD(DDR)



2.48A


0831: Remove M2 CKT.
(31) +SMDDR_VREF_DQ1
(7.31) VREF_DQ_DIMM1

+3V R242 *10K 4
(14.31) DDR3_DRAMRST#

PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1_H=8_Standard

Place these Caps near So-Dimm1.



GPU_1(VGA)


PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD > 2.2A

N11P GPU : AJ0N11P0T05





N11M GPU : AJ0N11M0T07

N11P_A2 GPU : AJ0N11P0T20


N11M_B1 GPU : AJ0N11M0T22




PCI EXPRESS




power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time




PEX_RST timing




R450 un-mount for switchable function


Only for Hybrid




GPU_2(VGA)



GPU_3(VGA)




PIN STRAPS(VGA)



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111


RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI	(Ra)
0000	Reserved				
0001	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Qimonda	IDGH1G-04A1F1C-16X	PD 10K	AKD58GGT*01
0010	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Hynix	H5TQ1G63BFR-12C	PD 15K	AKD5LZGTW00
0011	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Samsung	K4W1G1646E-HC12	PD 20K	AKD5LGGT502
0101		Reserved			
0110					
XXXX	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Hynix	H5TQ1G63AFR-14C		
XXXX	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Samsung	K4W1G1646D-EC12		




Default: Hynix VRAM

Hynix =15K pull down(64Mx16)
Samsung =20K pull down(64Mx16)

CHIP	ROM_SCLK	STRAP2	PCI_DEVID
N11M-GE1	PU 15K	PD 30K	0x0A75
N11P-GE1	PD 15K	PU 10K	0x0A29



HDPC ROM (VGA)



DHCP ROM	
Low: Crypto ROM	
Hi: I2C ROM	

HDPC ROM reserve , Due to N11x had support internal HDPC function.

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL




Quanta Computer Inc.



PROJECT : ZQ3

Size	Document Number	Rev
	N11P-GE (GPIO&STRAPS) 4/5	1A
Date:	Monday, March 29, 2010	Sheet 19 of 47

GPU_4(VGA)




Thermal Sensor(VGA)




VRAM_A(VGA)

(17) VMA_DQ[63..0]
(17) VMA_DM[7..0]
(17) VMA_WDQS[7..0]
(17) VMA_RDQS[7..0]




CHANNEL A: 256MB/512MB DDR3

(17,22,46) +1.5V_GFX



```
(17) VMC_DQ[63..0]
(17) VMC_DM[7..0]
(17) VMC_WDQS[7..0]
(17) VMC_RDQS[7..0]
```


(17,21,46) +1.5V_GFX








IV@
SW@

S	Yn
0	EV
1	IV

dGPU_SELECT# dGPU_EDIDSEL#	Output
L	EV_LVDS/CRT
H	INT_LVDS/CRT




**UMA
only**







(18)

S	Yn
0	EV
1	IV


dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS



UMA only




For EMI (12/22)




```

(30) DMIC
(30) DMIC_


```





11




10




I@ HDMI LEVEL SHIFTER(DOK)




SDVO I2C Control(DOK)




Switchable Graphic HDMI source(DOK)




ESD Protect(DOK)




Cardreader(MMC)




4 IN 1 CARD READER (MMC)






LAN SWITCH (DOK)




SEL	Function
LOW	Dock side
HIGH	M/B side

TRANSFORMER (LAN)




Delta LFE9276C-R (DB0ZR1LAN00)
FCE NS892407 (DB0LL1LAN00)


RJ45(LAN)




MINI-CARD WLAN/WMAX(MPC)




SATA HDD(HDD)



SATA ODD (ODD)




ODD POWER(ODD)













Connect to PCH(GPI021) pin Y9
and EC pin28(GPI053)

(TPM)




S3 leakage solution(CLG)






CABLE DOCK(DOK)




MDC(MDM)




 Quanta Computer Inc. PROJECT : ZQ3		Rev 1A
Size	Document Number	
Docking		
Date:	Monday, March 29, 2010	Sheet 33 of 47


EC (KBC)




SM BUS PU(KBC)




SPI FLASH(KBC)




HWPG(KBC)







INTERNAL KEYBOARD STRIP SET(KBC)




INT K/B (KBC)




TOUCHPAD & Finger-Printer CONN.(TPD)





M/B LED(UIF)



SW BOARD CONNECTOR(UIF)




M/B LED(UIF)




Quanta Computer Inc.
PROJECT : ZQ3


Size	Document Number	Rev
	POWER/MMB/LAUNCH/LED	1A
Date:	Monday, March 29, 2010	Sheet 36 of 47


CPU FAN(THM)



HALL SENSOR(HSR)








[PWM]


VID 1.2875V












B-Test change



B-Test change



Close to Phase 1 Inductor



B-Test Modify



C-Test change

C-Test change

20A

B-Test Modify



B-Test Modify

B-Test Modify



B-Test Modify

B-Test change



Panasonic
ERT-J1VR103J


Close to Phase 1 Inductor


Load Line setting to 2mV/A




Quanta Computer Inc.
PROJECT : ZQ3

[PWM]









OCP:16A
11.5A

SMDDR_VTERM
0.75V (0.45A)



	S3	S5	VTT	REF	+1.5VSUS
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

