

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, 2009 ALL RIGHT RESERVED.

HSF Property: ROHS

ACER_BAP31U

MAIN BOARD

2009.05.13

Wednesday, May 20, 2009		A01
DATE	CHANGE NO.	REV

	EE	DATE	POWER	DATE	INVENTEC			
DRAWER					TITLE ACER_BAP31U			
DESIGN								
CHECK								
RESPONSIBLE								
SIZES					I VER:			
FILE NAME: XXXXXXXXXXX-XX					SIZE	CODE	DOC NUMBER	REV
PIN	XXXXXXXXXXXX				C	AX1	D-CS-1310A2264501-ALG	A01
					SHEET		1 of 35	

1. Schematic Page Description :

Montevina Schematic Ver : A02

1. Title

2. Schematic Page DESCR

3. Block Diagram

4. Annotations

5. Schematic Modify

6. Timing Diagram

7. Power Block Diagram

8. Adaptor in/Charge

9. 5VLA/5VA/3VA

10. 3VS/5VS/1.5V (DDR3)

11. 1.05VS/1.5S/1.8V/1.5VA

12. Power Latch/1.5VS/SCREW HOLE

13. CPU Core Power

14. GPU Core Power

15. Penryn Processor(1/2)

16. Penryn Processor(2/2)

17. CPU Thermal
18. Cantiga Host(1/6)

19. Cantiga DMI/Graph(2/6)

20. Cantiga DDRII(3/6)

21. Cantiga Power(4/6)

22. Cantiga Power(5/6)

23. Cantiga Ground(6/6)

24. Clock Generator

25. DDR3 SDRAM SO-DIMM0

26. DDR3 SDRAM SO-DIMM1

27. ICH9M CPU/IDE/SATA(1/4)

28. ICH9M PCI/PCIE/DMI/USB(2/4)

29. ICH9M GPIO(3/4)

30. ICH9M Power/GND(4/4)

31. LCD CNN/SATA/3G/WLAN


32. KBC ITE8512F

33. IO CN

34. IO CN

35. AUDIO CODEC

3. Block Diagram :



4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R
VCC_CORE	Core Voltage for CPU
+1.05VS	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
+1.25VS	1.25V switched power rail by SLP_S3#_3R
+1.5VS	1.5V power rail for CPU PLL/DMI;PCIE;DDRIII DLLs for GMCH/Core;PCIE for ICH9m by SLP_S3#_3R
+1.5V	1.5V power rail for DDRII by SLP_S5#_3R
0.75VDDT_DDRIII	0.75V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions



C	=	Capacitor
CN	=	Connector
D	=	Diode
F	=	Fuse
L	=	Inductor
Q	=	Transistor
R	=	Resistor
RP	=	Resistor Pack
U	=	Arbitrary Logic Device
Y	=	Crystal and Osc

Net Name Suffix

#	=	Active Low signal
---	---	-------------------

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	95 ohm +/- 20%	95 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	95 ohm +/- 20%
DDR3 CLK	75 ohm +/- 20%	75 ohm +/- 20%
DDR3 Strobe	90 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	95 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	95 ohm +/- 20%
SDVO	95 ohm +/- 20%	95 ohm +/- 20%
SATA	95 ohm +/- 20%	95 ohm +/- 20%
USB	90 ohm +/- 20%	90 ohm +/- 20%
LVDS	95 ohm +/- 20%	95 ohm +/- 20%
Lan	95 ohm +/- 20%	95 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn SFF HFM: LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	18A
1.05VS	Penryn SFF : AGTL+ termination Cantiga GS: Core Cantiga GS: PCIE Cantiga GS:Core+IMEL+HSIO Cantiga GS:VCC_GMCH Cantiga GS:VCCA_SM_CK and NCTF Cantiga GS:VCC_DMI Cantiga GS:VCCA_SM Cantiga GS:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn SFF PLL Cantiga GS: QDAC Cantiga GS: LVDS Cantiga GS: TVDAC Cantiga GS: Various PLLS analog supply Cantiga GS: VCC_SM_CK Cantiga GS: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GS: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII:DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GS: HV CMOS Cantiga GS: VCCS_TVDAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS365BKLFT Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:AR8131 Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A 1A
5VS	Cardreader: RTS5159 Azalia Codec: ALC269 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB	5VA 5VA	1A 2A 1.5A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

INVENTEC

TITLE
BAP31U

ANNOTATIONS

SIZE
Custom

CODE
AXL

DOC NUMBER
D-CS-1310A284501-ALG

REV
A01

CHANGE by
Harry Chen

DATE
Wednesday, May 20, 2009

SHEET
4 of 35

6.Schematic modify Item and History :


INVENTEC				
TITLE BAP31U				
Schematic Modify				
SIZE Custom	CODE AXI	DOC NUMBER D-CS-1310A2284501-ALG		REV A01
SHEET		1	of	35

SYSTEM POWER ON/OFF SEQUENCE

Drawing : Wendy, Huang


Power on/off sequence AC insert (without Battery Pack)

Power on sequence Power off sequence




Power on/off sequence Battery insert (without AC adapter)

Power on sequence Power off sequence




Power on/off sequence AC insert(with charge over 95%)

Power on sequence Power off sequence




Power on/off sequence AC insert(without charge over 95%)

Power on sequence Power off sequence




Suspend And Resume Sequence (S3)

Suspend sequence Resume sequence



Power on/off sequence after windows shutdown (WOL enable)


Suspend sequence Resume sequence








INVENTEC



TITLE		BAP31U		Time Diagram	
SIZE	CODE	DOC NUMBER	REV		
Custom	AX1	D-CS-1310A264501-ALG	A01		
SHEET		6	of	35	

Power Block Diagram :













1.5VS




EMI Cap



For Green PC
None Green PC ---- NU



INVENTEC				
TITLE BAP31U				
Power on latch				
SIZE	CODE	DOC NUMBER	REV	
Custom	AX1	D-CS-1310A2264501-ALG	A01	
SHEET		13	of 35	




INVENTEC

BAP31U

CPU Core Power

SIZE	CODE	DOC NUMBER	REV
Custom	AXI	D-CS-1310A2284501-ALG	A01
SHEET		13	35


CHANGE by Harry Chen DATE Wednesday, May 20, 2009



INVENTEC				
TITLE BAP31U GPU CORE				
SIZE Custom	CODE AXI	DOC NUMBER D-CS-1310A2264501-ALG	REV A01	
SHEET	14	of	35	


Place these inside socket cavity on L8 (North side secondary)

Place these inside socket cavity on L8 (South side secondary)







Place these inside socket cavity on L1 (North side Primary)

Place these inside socket cavity on L1 (South side Primary)




North side secondary

South side secondary




Route VCCSENSE and VSSSENSE traces at 27.4 ohms. Place PU and PD within 2 inch of CPU






CPU Penryn_SFF FCBGA 956P INTEL 6025B0091302

THERMAL SENSOR






Fan control





Trace should be 10-mil wide with 20-mil spacing





Cantiga Strapping:

	Low	High
MCH_CFG5	DMUX2	DMUX4
MCH_CFG6(ITPM Host I/F)	Enable	Disable(default)
MCH_CFG7(TLS confidentiality)	With	With no(default)
MCH_CFG9 (PCIe Graphic Lane)	Reverse Lane	Normal Operation
MCH_CFG10 (PCIe loopback)	Enable	Disable(default)
MCH_CFG12 (ALLZ)	Enable	Disable(default)
MCH_CFG13(XOR)	Enable	Disable(default)
MCH_CFG16 (FSB Dynamic ODT)	Dynamic ODT Disable	Dynamic ODT Enable
MCH_CFG19 (DMI Lane Reversal)	Normal	Lanes Reversed
MCH_CFG20	Only SDVO or PCIe x1 is operation	Only SDVO or PCIe x1 with PEG port

INTEL SPEC : 75nF - 200nF				
TMDSB_TXN0	C291	0.1uF 10V 10% 0402 X7R	TMDSB_TXN0	34
TMDSB_TXP0	C290	0.1uF 10V 10% 0402 X7R	TMDSB_TXP0	34
TMDSB_TXN1	C293	0.1uF 10V 10% 0402 X7R	TMDSB_TXN1	34
TMDSB_TXP1	C292	0.1uF 10V 10% 0402 X7R	TMDSB_TXP1	34
TMDSB_TXN2	C295	0.1uF 10V 10% 0402 X7R	TMDSB_TXN2	34
TMDSB_TXP2	C294	0.1uF 10V 10% 0402 X7R	TMDSB_TXP2	34
TMDSB_TXN3	C297	0.1uF 10V 10% 0402 X7R	TMDSB_TXN3	34
TMDSB_TXP3	C296	0.1uF 10V 10% 0402 X7R	TMDSB_TXP3	34

INVENTEC

BAP31U

Cantiga DMI/Graph2/6)

DOC NUMBER

D-CB-1310A-284501-ALG


REV


A01

19


of




35







The diagram illustrates the system architecture. On the left, the SMCH (Source Modem Channel) block contains two parallel signal paths. The top path starts with a Tx (Transmitter) block, followed by a series of intermediate blocks: LA1, LA2, LB, LC, LD, and LE. The bottom path starts with an Rx (Receiver) block, followed by LZ1, LZ2, LY, LX, LW, and LV. On the right, the ICH8m (Intermediate Channel) block contains an Rx (Receiver) block at the top and a Tx (Transmitter) block at the bottom. The SMCH paths are connected to the ICH8m paths via a series of intermediate blocks (LA1, LA2, LB, LC, LD, LE, LZ1, LZ2, LY, LX, LW, LV) which are connected in a chain-like fashion between the two main blocks.




X	O
	
	
	
	 S = Spacing S = Trace Width




TITLE BAP31U			
Cantiga Ground(6/6)			
SIZE Custom	CODE AX1	DOC.NUMBER D-CS-1310A2264501-ALG	REV A01
SHEET		23 of	35



SO-DIMMO





SO-DIMM1




INVENTEC			
TITLE BAP31U			
DDR3 SDRAM SO-DIMM1			
SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2264501-ALG	REV A01
SHEET 26		REV 26	

RTC Circuit

- 1. RC delay time should be in the range of 18-25ms
- 2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#



Place all series resistors 0.6 to 2.6 inches from the ICH9




Distance between the ICH9-M and cap on the "P" signal should be identical distance between the ICH9-M and cap on the "N" signal for same pair.

ICH9M internal VR enable strap


	Enable	Disable
INTVRMEN	1(Default)	0

Internal VRM enabled for VccSus1_5, VccSus1_5, VccCL1_5, VccLAN1_05 and VccCL1_05




XOR Chain Entrance Strap - to be updated

ICH_TP3	HDA_SDOOUT	Description
0	0	RSVD
0	1	Enter XOR chain
1	0	Normal operation (Default)
1	1	Set PCIE port config bit1



By Tony


- 1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCXn ball)
- 2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
- 3. On FR-4, a 5-mils trace has approximately 2pF per inch
- 4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
- 5. Ground guard plane is highly recommended



Needs to be placed within 2" of ICH9m

Must be placed within 2" of 24.9 ohm w/o stub

Placed within 500mils of ICH9m ball




INVENTEC

TITLE
BAP31U


ICH9M CPU/IDE/SATA(1/4)

SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2264501-ALG	REV A01
SHEET	27	4	35



PCIe AC coupling caps need to be
within 250mils of the driver



STUFF for ITPM enable




By Tony



PCI_GNT#3 No stuff : by default
Stuff : For A16 swap override


PCI_GNT#0	SPL_CS1#	
1	1	LPC
1	0	PCI
0	1	SPI



Place within 500mils of ICH


Place within 500mils of ICH
5/5 mils spacing on microstrip

PCI Pull up




Check BIOS type



ICH9m strap



PMU P/U




BIOS ID setting				
Project	MB_ID3	MB_ID2	MB_ID0	MB_ID0
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
	1	1	0	0
	1	0	1	1
	1	0	1	0
	1	0	0	1
	1	0	0	0
	0	1	1	1
	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	0	1
	0	0	0	0



INVENTEC

BAP31U ICH9M GPIO(3/4)			
SIZE	CODE	DOC NUMBER	REV
Custom	AX1	D-CS-1310A2284501-ALG	A01
SHEET	29	of	35



U1BF		U1RE	
B4	VSS[001]	L6	VSS[107]
B7	VSS[002]	L10	VSS[108]
B10	VSS[003]	W11	VSS[109]
B13	VSS[004]	W16	VSS[110]
B16	VSS[005]	W16	VSS[111]
B19	VSS[006]	U21	VSS[112]
D2	VSS[007]	U25	VSS[113]
D24	VSS[008]	V8	VSS[114]
E5	VSS[009]	V15	VSS[115]
E7	VSS[010]	V19	VSS[116]
E11	VSS[011]	V21	VSS[117]
E13	VSS[012]	V21	VSS[118]
E16	VSS[013]	W4	VSS[119]
E19	VSS[014]	W5	VSS[120]
E21	VSS[015]	W7	VSS[121]
E24	VSS[016]	W9	VSS[122]
F21	VSS[017]	W15	VSS[123]
F24	VSS[018]	W19	VSS[124]
G2	VSS[019]	W22	VSS[125]
G5	VSS[020]	W22	VSS[126]
G10	VSS[021]	W25	VSS[127]
G13	VSS[022]	Y3	VSS[128]
G16	VSS[023]	Y3	VSS[129]
G19	VSS[024]	Y23	VSS[130]
G21	VSS[025]	AA1	VSS[131]
H10	VSS[026]	AA6	VSS[132]
H12	VSS[027]	AA4	VSS[133]
H23	VSS[028]	AA8	VSS[134]
J5	VSS[029]	AA11	VSS[135]
J6	VSS[030]	AA13	VSS[136]
J11	VSS[031]	AA15	VSS[137]
J12	VSS[032]	AA16	VSS[138]
J13	VSS[033]	AA17	VSS[139]
J14	VSS[034]	AA19	VSS[140]
J15	VSS[035]	AA21	VSS[141]
J16	VSS[036]	AA22	VSS[142]
J17	VSS[037]	AA25	VSS[143]
J22	VSS[038]	AB3	VSS[144]
K2	VSS[039]	AB9	VSS[145]
K3	VSS[040]	AB11	VSS[146]
K10	VSS[041]	AB13	VSS[147]
K11	VSS[042]	AB15	VSS[148]
K12	VSS[043]	AC24	VSS[149]
K13	VSS[044]	AC1	VSS[150]
K15	VSS[045]	AC10	VSS[151]
K17	VSS[046]	AC12	VSS[152]
K23	VSS[047]	AC14	VSS[153]
L5	VSS[048]	AD2	VSS[154]
L6	VSS[049]	AD6	VSS[155]
L10	VSS[050]	AD9	VSS[156]
L16	VSS[051]	AD16	VSS[157]
L17	VSS[052]	AD22	VSS[158]
L21	VSS[053]	AD19	VSS[159]
L22	VSS[054]	AE3	VSS[160]
L25	VSS[055]	AE4	VSS[161]
M0	VSS[056]	AE11	VSS[162]
M10	VSS[057]	AE13	VSS[163]
M12	VSS[058]	AE15	VSS[164]
M13	VSS[059]	AE15	VSS[165]
M14	VSS[060]	AE15	VSS[166]
M16	VSS[061]	AE15	VSS[167]
M17	VSS[062]	AE15	VSS[168]
M23	VSS[063]	AE15	VSS[169]
M24	VSS[064]	AE15	VSS[170]
N2	VSS[065]	AE15	VSS[171]
N5	VSS[066]	AE15	VSS[172]
N6	VSS[067]	AE15	VSS[173]
N9	VSS[068]	AE15	VSS[174]
N10	VSS[069]	AE15	VSS[175]
N12	VSS[070]	AE15	VSS[176]
N13	VSS[071]	AE15	VSS[177]
N14	VSS[072]	AE15	VSS[178]
N16	VSS[073]	AE15	VSS[179]
N17	VSS[074]	AE15	VSS[180]
N21	VSS[075]	AE15	VSS[181]
N22	VSS[076]	AE15	VSS[182]
N23	VSS[077]	AE15	VSS[183]
P9	VSS[078]	AE15	VSS[184]
P10	VSS[079]	AE15	VSS[185]
P12	VSS[080]	AE15	VSS[186]
P13	VSS[081]	AE15	VSS[187]
P16	VSS[082]	AE15	VSS[188]
P17	VSS[083]	AE15	VSS[189]
P24	VSS[084]	AE15	VSS[190]
R5	VSS[085]	AE15	VSS[191]
R6	VSS[086]	AE15	VSS[192]
R7	VSS[087]	AE15	VSS[193]
R8	VSS[088]	AE15	VSS[194]
R9	VSS[089]	AE15	VSS[195]
R10	VSS[090]	AE15	VSS[196]
R16	VSS[091]	AE15	VSS[197]
R17	VSS[092]	AE15	VSS[198]
R19	VSS[093]	AE15	VSS[199]
R21	VSS[094]	AE15	VSS[200]
R22	VSS[095]	AE15	VSS[201]
R25	VSS[096]	AE15	VSS[202]
R26	VSS[097]	AE15	VSS[203]
T2	VSS[098]	AE15	VSS[204]
T10	VSS[099]	AE15	VSS[205]
T11	VSS[100]	AE15	VSS[206]
T12	VSS[101]	AE15	VSS[207]
T13	VSS[102]	AE15	VSS[208]
T14	VSS[103]	AE15	VSS[209]
T15	VSS[104]	AE15	VSS[210]
T16	VSS[105]	AE15	VSS[211]
T23	VSS[106]	AE15	VSS[212]

INVENTEC

FILE
BAP31U

ICH9M Power/GND(4/4)

SIZE
Custom

CODE
AX1

DOC NUMBER
D-CS-1310A2284501-ALG

REV
A01

CHANGE by
Harry Chen


DATE
Wednesday, May 20, 2009

3

4

5


For Green PC




To K/B(For JM31,BAP31)

INVENTEC			
TITLE: BAP31U			
KBC ITR512F/IO			
SIZE: Custom	CODE: AX1	DOC NUMBER: D-CS-1310A2264501-ALG	REV: A01
CHANGE by: Harry Chen		DATE: Wednesday, May 20, 2009	SHEET: 32 of 35


VGA Board CN




Bluetooth CON.




MB(GP) TO GP/B




WEB Cam.



TPM CN




SW/B CN



AUDIO Board CN


(Audio JACK+1USB)



GP lock Button / LED(FOR SJM31)


GP lock Button / LED(FOR BAP31)

GP lock Button / LED(FOR JM31)




INVENTEC

SIZE	CODE	DOC NUMBER	REV
Custom	AXI	D-CS-1310A2264501-ALG	A01
SECRET			




For BAP31 IO/B


MB(RGB) TO IO/B




MB(SSD) TO IO/B




MB(LAN+HDMI+2USB) TO IO/B




MB(AUDIO) TO IO/B



MB(USB) TO IO/B








MB(CardReader) TO IO/B



INVENTEC

TITLE			
BAP31U			
IO(22)			
SIZE	CODE	DOC NUMBER	REV
Custom	AXI	D-CS-1310A2264501-ALG	A01
SECRET			

R748 For BAP31 NU
R748 For JM31,SJM31 ADD



TITLE			
BAP31U			
Audio Codec			
SIZE	CODE	DOC NUMBER	REV
Custom	AX1	D-CS-1310A2264501-ALG	A01
SHEET		35	of 35