

BAP/BXP30

A02 Build

2010.05.22

INVENTEC

TITLE			
BAP/BXP30			
SIZE	CODE	DOC. NUMBER	REV
Custom	CS	CS-131	X01
SHEET		1	of 41

1. Schematic Page Description :

BAP30/BXP30 Schematic Ver : X01


01. Title	16. Processor(2/3)	31. EASY PORT
02. Schematic Page DESCR	17. Processor(3/3)	32. Hybrid Switch (1/2)
03. Block Diagram	18. PCH_RTC,SATA,PCI-E,CLK	33. Hybrid Switch (2/2)
04. Power Block Diagram	19. PCH_DMI,MISC,LVDS,CRT	34. N10x PCIE/ I/O(1/6)
05. Annotations	20. PCH_USB, PCI,NVRAM,XDP	35. N10x Memory(2/6)
06. Schematic Modify	21. PCH Power 1	36. N10x Power(3/6)
07. Timing Diagram	22. PCH Power 2	37 1.8V/1.05V/NVDD(4/6)
08. PWR_Adaptor in/Charge	23. Clock Generator	38. DDR3 VRAM
09. PWR_CPU Core Power	24. DDR3 SDRAM SO-DIMM 0/1	39. CX20672-11Z
10. PWR_Graphics Core	25. LCD/CAM/DVI PLUG/CRT	40. Card reader/ Audio
11. PWR_DDR PWR	26. USB/LID/LED	41. POWER SEQUENCE
12. PWR_1.1VS_VTT/1.1VS	27. BCM57760	
13. PWR_5VA/5VLA/3VA/3VLA	28. 3G/USIM	
14. PWR_3VS/5VS/1.8VS/5VUSB	29. HDD/ODD/DAUGHTER CONN	
15. Processor(1/3)	30. KBC ITE8502E*	

2. PCI & IRQ & DMA Description :


IDSEL	CHIP	PCIINT	CHIP	Interface	REQ	CHIP
None		None			None	

3. USB & PCI-Express & SATA Description :

USB Port	DEVICE	USB Port	DEVICE	PCI-E	DEVICE	SATA	DEVICE
Port 0	System (ESATA)	Port 7	Bluetooth	Port 1	New Card	Port 1	HDD
Port 1	System	Port 8		Port 2	Docking	Port 2	E-SATA
Port 2	System	Port 9	Web Cam	Port 3	Mini Card(WLAN)	Port 4	BAY
Port 3	System	Port 10		Port 4	Mini Card(3G)	Port 5	None
Port 4	CardReader	Port 11	FingerPrint	Port 5	Mini Card(ROBSON)		
Port 5		Port 12		Port 6	Giga-LAN		
Port 6		Port 13	3G				

[illegible]

Power Block Diagram :



4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
3VLA	3.3V always on power rail by DCIN
5VLA	5.0V always on power rail by DCIN
EC 3VLA	3.3V always on power rail by 5VAUXON
3VA	3.3V always on power rail by LATCH_ON
5VA	5.0V always on power rail by LATCH_ON
3VM	3.3V power rail by SUSM#
1.05VM	1.05V switched power rail by SUSM#
1.5V	1.5V switched power rail by SUSC#
1.8V	1.8V power rail by SUSC#
3VS	3.3V power rail by SUSB#
5VS	5.0V power rail by SUSB#
1.5VS	1.5V power rail by SUSB#
1.05VS	1.05V power rail by SUSB#
PWR_DIMM_VTT	0.75V DDR Termination Voltage by SUSB#
VGFX_CORE	1.05V power rail for UMA by SUSB#
PEG 1.8VS	1.8V switched power rail for NB9x by SUSB#
PEG_PEX_1.1VS	1.1V switched power rail for NB9x by SUSB#
PEG_NVDD	Variable switched power rail for NB9x by SUSB#
Vcore_CPU	Core switched power rail for CPU

Part Naming Conventions



C	=	Capacitor	Q	=	Transistor
CN	=	Connector	R	=	Resistor
D	=	Diode	RP	=	Resistor Pack
F	=	Fuse	U	=	Arbitrary Logic Device
L	=	Inductor	Y	=	Crystal and Osc

Name Suffix

#	=	Active Low signal
NU	=	No Stuff

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip(5-mils)	Differential Impedance for Stripline(4-mils)
Host Clock	95 ohm +/- 20%	100 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	100 ohm +/- 20%
DDR2 CLK	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	85 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	100 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	100 ohm +/- 20%
SDVO	95 ohm +/- 20%	100 ohm +/- 20%
SATA	95 ohm +/- 20%	100 ohm +/- 20%
USB	90 ohm +/- 20%	95 ohm +/- 20%
LVDS		100 ohm +/- 20%
Lan	95 ohm +/- 20%	100 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn HFM: LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	36A
1.05VS	Penryn: AGTL+ termination Cantiga GM: Core Cantiga GM: PCIE Cantiga GM:Core+IMEL+HSIO Cantiga GM:VCC_GMCH Cantiga GM:VCCA_SM_CK and NCTF Cantiga GM:VCC_DMI Cantiga GM:VCCA_SM Cantiga GM:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn PLL Cantiga GM: QDAC Cantiga GM: LVDS Cantiga GM: TVDAC Cantiga GM: Various PLLS analog supply Cantiga GM: VCC_SM_CK Cantiga GM: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GM: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GM: HV CMOS Cantiga GM: VCCS_TV DAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS397BKLF Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:82567LM Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 1.0V and 1.8V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A Each 1A
5VS	Cardreader: GL827 Azalia Codec: ALC262 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB and ESATA	5VA 5VA	1.5A 2A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

INVENTEC

TITLE

BAP/BXP30

Annotations

SIZE

CODE

DOC NUMBER

REV

Custom

CS

CS-131

5

of

41

SHEET

6.Schematic modify Item and History :

INVENTEC			
TITLE			
BAP/BXP30			
schematics modify			
SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	X01
SHEET		6	of 41





CHANGE by

IEC

DATE

Friday, May 21, 2010

8.SYSTEM POWER SEQUENCE :




INVENTEC

TITLE


BAP/BXP30

Timing Diagram

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET		7 of 41	



DDR POWER





Control by 1.5VS

INVENTEC

TITLE			
Celpalla demo board)			
DDR PWR			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01


CHANGE by IEC DATE Monday, May 24, 2010

SHEET 11 of 41






A01







INVENTEC



TITLE			
BAP/BXP30			
PCH(FDI,DMI,SPM)			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	Y01
SHEET		19	of 41









FSLC = 0 , 133 MHz -->DEFAULT
FSLC = 1, 100 MHz




INVENTEC			
TITLE			
BAP/BXP30			
Clock Generator			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET	23	of	41

SO-DIMM1







Please as close as possible to the LVDS CONN




INVENTEC			
TITLE			
Celpalla demo board)			
LCD/LID/NVRAM			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET	25	of	41





USB




move to bottom side



HALL Switch




REMOTE thermal sensor
Place near the hottest spot area under Palm-rest




INVENTEC			
BAP/BXP30			
HDD/DAUGHTER CONNECTOR			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET	25	of	41

PCIE Mini Card for 3G

On-Chip power MOSFETs for supplying flash media card power.




SIM CARD slot




INVENTEC


TITLE			
BAP/BXP30 WLAN/3G			
SIZE Custom	CODE CS	DOC.NUMBER CS-131	REV X01
SHEET		28 of	41




INVENTEC			
TITLE			
BAP/BXP30			
KBC ITERS02E			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET		30 of 41	



CRT HSYNC/VSYNC SW For Dock




UMA : STUFF



Change to Halogen-free
CRT HSYNC/VSYNC/DDC SW

UMA : STUFF



CRT R/G/B SW

Signal	During Reset	After Reset	Description
DGPU_PWR_EN#	High	High	0 : dGPU power switch turned on 1 : power switch turned off
DGPU_PWROK			0 : dGPU power is not stable 1 : dGPU power is stable
DGPU_HOLD_RST#	Low	Low	0 : Keep dGPU in reset 1 : Reset is released
DGPU_SELECT#	High	High	0 : Display switch enabled for dGPU 1 : Display switch enabled for iGPU
HPD_INT#			0 : DVI insertion 1 : No DVI insertion
DGPU_PWM_SELECT#		High	0 : PWM switch enabled for dGPU 1 : PWM switch enabled for iGPU
GPU_EDID_SEL#		High	0 : EDID/DDC switch enabled for dGPU 1 : EDID/DDC switch enabled for iGPU




INVENTEC

BAP/BXP30


Hybrid Switch (1/2)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET	32	of	41

LVDS SW




LCD PWM SW




SW Gfx:OPEN
UMA:Stuff

LCD DDC SW




SWITCHABLE: STUFF UMA : OPEN



INVENTEC

TITLE			
BAP/BXP30 Hybrid Switch (2/2)			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET	33	of	41

GPU Thermal Sensor
Please close GPU side



38 PEG_FBA_D00 <=> N32 FBA_D00
38 PEG_FBA_D01 <=> N33 FBA_D01
38 PEG_FBA_D02 <=> N34 FBA_D02
38 PEG_FBA_D03 <=> N35 FBA_D03
38 PEG_FBA_D04 <=> P35 FBA_D04
38 PEG_FBA_D05 <=> P36 FBA_D05
38 PEG_FBA_D06 <=> P37 FBA_D06
38 PEG_FBA_D07 <=> P38 FBA_D07
38 PEG_FBA_D08 <=> K35 FBA_D08
38 PEG_FBA_D09 <=> K36 FBA_D09
38 PEG_FBA_D10 <=> K37 FBA_D10
38 PEG_FBA_D11 <=> H33 FBA_D11
38 PEG_FBA_D12 <=> G33 FBA_D12
38 PEG_FBA_D13 <=> E33 FBA_D13
38 PEG_FBA_D14 <=> E34 FBA_D14
38 PEG_FBA_D15 <=> E35 FBA_D15
38 PEG_FBA_D16 <=> G31 FBA_D16
38 PEG_FBA_D17 <=> G30 FBA_D17
38 PEG_FBA_D18 <=> G32 FBA_D18
38 PEG_FBA_D19 <=> K30 FBA_D19
38 PEG_FBA_D20 <=> K32 FBA_D20
38 PEG_FBA_D21 <=> H30 FBA_D21
38 PEG_FBA_D22 <=> K31 FBA_D22
38 PEG_FBA_D23 <=> L31 FBA_D23
38 PEG_FBA_D24 <=> L30 FBA_D24
38 PEG_FBA_D25 <=> M32 FBA_D25
38 PEG_FBA_D26 <=> M30 FBA_D26
38 PEG_FBA_D27 <=> N30 FBA_D27
38 PEG_FBA_D28 <=> M30 FBA_D28
38 PEG_FBA_D29 <=> P31 FBA_D29
38 PEG_FBA_D30 <=> R32 FBA_D30
38 PEG_FBA_D31 <=> R30 FBA_D31
38 PEG_FBA_D32 <=> AG30 FBA_D32
38 PEG_FBA_D33 <=> AG31 FBA_D33
38 PEG_FBA_D34 <=> AH31 FBA_D34
38 PEG_FBA_D35 <=> AE31 FBA_D35
38 PEG_FBA_D36 <=> AE30 FBA_D36
38 PEG_FBA_D37 <=> AC32 FBA_D37
38 PEG_FBA_D38 <=> AD30 FBA_D38
38 PEG_FBA_D39 <=> AN33 FBA_D39
38 PEG_FBA_D40 <=> AL31 FBA_D40
38 PEG_FBA_D41 <=> AM33 FBA_D41
38 PEG_FBA_D42 <=> AL32 FBA_D42
38 PEG_FBA_D43 <=> AK30 FBA_D43
38 PEG_FBA_D44 <=> AK32 FBA_D44
38 PEG_FBA_D45 <=> AJ30 FBA_D45
38 PEG_FBA_D46 <=> AH30 FBA_D46
38 PEG_FBA_D47 <=> AH33 FBA_D47
38 PEG_FBA_D48 <=> AH35 FBA_D48
38 PEG_FBA_D49 <=> AH34 FBA_D49
38 PEG_FBA_D50 <=> AH32 FBA_D50
38 PEG_FBA_D51 <=> AJ31 FBA_D51
38 PEG_FBA_D52 <=> AL35 FBA_D52
38 PEG_FBA_D53 <=> AM34 FBA_D53
38 PEG_FBA_D54 <=> AM35 FBA_D54
38 PEG_FBA_D55 <=> AE33 FBA_D55
38 PEG_FBA_D56 <=> AE32 FBA_D56
38 PEG_FBA_D57 <=> AE34 FBA_D57
38 PEG_FBA_D58 <=> AE35 FBA_D58
38 PEG_FBA_D59 <=> AE34 FBA_D59
38 PEG_FBA_D60 <=> AE35 FBA_D60
38 PEG_FBA_D61 <=> AB32 FBA_D61
38 PEG_FBA_D62 <=> AB32 FBA_D62
38 PEG_FBA_D63 <=> AC35 FBA_D63

38 PEG_FBA_DQM0 <=> H34 FBA_DQM0
38 PEG_FBA_DQM1 <=> J30 FBA_DQM1
38 PEG_FBA_DQM2 <=> P30 FBA_DQM2
38 PEG_FBA_DQM3 <=> AE32 FBA_DQM3
38 PEG_FBA_DQM4 <=> AL32 FBA_DQM4
38 PEG_FBA_DQM5 <=> AL34 FBA_DQM5
38 PEG_FBA_DQM6 <=> AE35 FBA_DQM6
38 PEG_FBA_DQM7 <=> FBA_DQM7

38 PEG_FBA_DQS_WP0 <=> L34 FBA_DQS_WP0
38 PEG_FBA_DQS_WP1 <=> H35 FBA_DQS_WP1
38 PEG_FBA_DQS_WP2 <=> J32 FBA_DQS_WP2
38 PEG_FBA_DQS_WP3 <=> N31 FBA_DQS_WP3
38 PEG_FBA_DQS_WP4 <=> AJ32 FBA_DQS_WP4
38 PEG_FBA_DQS_WP5 <=> AJ33 FBA_DQS_WP5
38 PEG_FBA_DQS_WP6 <=> AJ34 FBA_DQS_WP6
38 PEG_FBA_DQS_WP7 <=> AC31 FBA_DQS_WP7

38 PEG_FBA_DQS_RN0 <=> L35 FBA_DQS_RN0
38 PEG_FBA_DQS_RN1 <=> G35 FBA_DQS_RN1
38 PEG_FBA_DQS_RN2 <=> H31 FBA_DQS_RN2
38 PEG_FBA_DQS_RN3 <=> N32 FBA_DQS_RN3
38 PEG_FBA_DQS_RN4 <=> AD32 FBA_DQS_RN4
38 PEG_FBA_DQS_RN5 <=> AJ31 FBA_DQS_RN5
38 PEG_FBA_DQS_RN6 <=> AJ35 FBA_DQS_RN6
38 PEG_FBA_DQS_RN7 <=> AC34 FBA_DQS_RN7

38 PEG_FBA_WCK0 <=> P29 FBA_WCK0
38 PEG_FBA_WCK0# <=> R29 FBA_WCK0#
38 PEG_FBA_WCK1 <=> L29 FBA_WCK1
38 PEG_FBA_WCK1# <=> M30 FBA_WCK1#
38 PEG_FBA_WCK2 <=> AG29 FBA_WCK2
38 PEG_FBA_WCK2# <=> AH30 FBA_WCK2#
38 PEG_FBA_WCK3 <=> AD29 FBA_WCK3
38 PEG_FBA_WCK3# <=> AE29 FBA_WCK3#



Place Components
Close to the GPU

MEMORY INTERFACE

FBA_CMD0 <=> V32 FBA_CMD0
FBA_CMD1 <=> W31 FBA_CMD1
FBA_CMD2 <=> U31 FBA_CMD2
FBA_CMD3 <=> Y32 FBA_CMD3
FBA_CMD4 <=> AB35 FBA_CMD4
FBA_CMD5 <=> AB34 FBA_CMD5
FBA_CMD6 <=> W35 FBA_CMD6
FBA_CMD7 <=> W33 FBA_CMD7
FBA_CMD8 <=> W30 FBA_CMD8
FBA_CMD9 <=> T34 FBA_CMD9
FBA_CMD10 <=> T35 FBA_CMD10
FBA_CMD11 <=> AB31 FBA_CMD11
FBA_CMD12 <=> Y30 FBA_CMD12
FBA_CMD13 <=> Y34 FBA_CMD13
FBA_CMD14 <=> W32 FBA_CMD14
FBA_CMD15 <=> AA30 FBA_CMD15
FBA_CMD16 <=> AA32 FBA_CMD16
FBA_CMD17 <=> U33 FBA_CMD17
FBA_CMD18 <=> U32 FBA_CMD18
FBA_CMD19 <=> U31 FBA_CMD19
FBA_CMD20 <=> Y36 FBA_CMD20
FBA_CMD21 <=> W34 FBA_CMD21
FBA_CMD22 <=> W34 FBA_CMD22
FBA_CMD23 <=> V30 FBA_CMD23
FBA_CMD24 <=> U35 FBA_CMD24
FBA_CMD25 <=> U30 FBA_CMD25
FBA_CMD26 <=> U33 FBA_CMD26
FBA_CMD27 <=> AB30 FBA_CMD27
FBA_CMD28 <=> AB33 FBA_CMD28
FBA_CMD29 <=> T34 FBA_CMD29
FBA_CMD30 <=> W28 FBA_CMD30
FBA_CLK0 <=> T32 FBA_CLK0
FBA_CLK0# <=> T31 FBA_CLK0#
FBA_CLK1 <=> AC31 FBA_CLK1
FBA_CLK1# <=> AC30 FBA_CLK1#

FBA_DEBUG

FB_DLLAVDD0

FB_PLLAVDD0

FBA_WCK0

FBA_WCK0#

FBA_WCK1

FBA_WCK1#

FBA_WCK2

FBA_WCK2#

FBA_WCK3




FBA_WCK3#

FB_VREF


FB_VREF

N11M-GE1 BGA 969P NVIDIA

601980730401




FBC_D0 <=> B13 FBC_D0
FBC_D1 <=> A13 FBC_D1
FBC_D2 <=> A12 FBC_D2
FBC_D3 <=> A14 FBC_D3
FBC_D4 <=> A16 FBC_D4
FBC_D5 <=> B16 FBC_D5
FBC_D6 <=> A17 FBC_D6
FBC_D7 <=> D16 FBC_D7
FBC_D8 <=> C13 FBC_D8
FBC_D9 <=> B11 FBC_D9
FBC_D10 <=> C11 FBC_D10
FBC_D11 <=> A11 FBC_D11
FBC_D12 <=> C10 FBC_D12
FBC_D13 <=> C8 FBC_D13
FBC_D14 <=> B8 FBC_D14
FBC_D15 <=> A8 FBC_D15
FBC_D16 <=> F8 FBC_D16
FBC_D17 <=> F10 FBC_D17
FBC_D18 <=> F9 FBC_D18
FBC_D19 <=> F12 FBC_D19
FBC_D20 <=> D8 FBC_D20
FBC_D21 <=> D11 FBC_D21
FBC_D22 <=> D12 FBC_D22
FBC_D23 <=> D12 FBC_D23
FBC_D24 <=> E13 FBC_D24
FBC_D25 <=> E13 FBC_D25
FBC_D26 <=> E14 FBC_D26
FBC_D27 <=> E14 FBC_D27
FBC_D28 <=> E16 FBC_D28
FBC_D29 <=> E16 FBC_D29
FBC_D30 <=> E17 FBC_D30
FBC_D31 <=> D29 FBC_D31
FBC_D32 <=> D32 FBC_D32
FBC_D33 <=> E27 FBC_D33
FBC_D34 <=> E28 FBC_D34
FBC_D35 <=> E28 FBC_D35
FBC_D36 <=> D28 FBC_D36
FBC_D37 <=> D24 FBC_D37
FBC_D38 <=> D38 FBC_D38
FBC_D39 <=> E25 FBC_D39
FBC_D40 <=> E27 FBC_D40
FBC_D41 <=> E32 FBC_D41
FBC_D42 <=> E31 FBC_D42
FBC_D43 <=> C43 FBC_D43
FBC_D44 <=> F29 FBC_D44
FBC_D45 <=> D30 FBC_D45
FBC_D46 <=> D30 FBC_D46
FBC_D47 <=> E29 FBC_D47
FBC_D48 <=> C31 FBC_D48
FBC_D49 <=> C31 FBC_D49
FBC_D50 <=> B31 FBC_D50
FBC_D51 <=> B32 FBC_D51
FBC_D52 <=> B32 FBC_D52
FBC_D53 <=> B35 FBC_D53
FBC_D54 <=> B34 FBC_D54
FBC_D55 <=> Y31 FBC_D55
FBC_D56 <=> B28 FBC_D56
FBC_D57 <=> B28 FBC_D57
FBC_D58 <=> C28 FBC_D58
FBC_D59 <=> C28 FBC_D59
FBC_D60 <=> D25 FBC_D60
FBC_D61 <=> B25 FBC_D61
FBC_D62 <=> B25 FBC_D62
FBC_D63 <=> A25 FBC_D63
FBC_CMD0 <=> C17 FBC_CMD0
FBC_CMD1 <=> B19 FBC_CMD1
FBC_CMD2 <=> D18 FBC_CMD2
FBC_CMD3 <=> F24 FBC_CMD3
FBC_CMD4 <=> A23 FBC_CMD4
FBC_CMD5 <=> D24 FBC_CMD5
FBC_CMD6 <=> B23 FBC_CMD6
FBC_CMD7 <=> E20 FBC_CMD7
FBC_CMD8 <=> F20 FBC_CMD8
FBC_CMD9 <=> F19 FBC_CMD9
FBC_CMD10 <=> B22 FBC_CMD10
FBC_CMD11 <=> A22 FBC_CMD11
FBC_CMD12 <=> F21 FBC_CMD12
FBC_CMD13 <=> C22 FBC_CMD13
FBC_CMD14 <=> B17 FBC_CMD14
FBC_CMD15 <=> E24 FBC_CMD15
FBC_CMD16 <=> C25 FBC_CMD16
FBC_CMD17 <=> C20 FBC_CMD17
FBC_CMD18 <=> B22 FBC_CMD18
FBC_CMD19 <=> A19 FBC_CMD19
FBC_CMD20 <=> D22 FBC_CMD20
FBC_CMD21 <=> D22 FBC_CMD21
FBC_CMD22 <=> E19 FBC_CMD22
FBC_CMD23 <=> D19 FBC_CMD23
FBC_CMD24 <=> F18 FBC_CMD24
FBC_CMD25 <=> C19 FBC_CMD25
FBC_CMD26 <=> F22 FBC_CMD26
FBC_CMD27 <=> C23 FBC_CMD27
FBC_CMD28 <=> B20 FBC_CMD28
FBC_CMD29 <=> B20 FBC_CMD29
FBC_CMD30 <=> A20 FBC_CMD30
FBC_CLK0 <=> E17 FBC_CLK0
FBC_CLK1 <=> D17 FBC_CLK1
FBC_CLK1# <=> E23 FBC_CLK1#
FBC_DEBUG <=> G19 FBC_DEBUG
FBC_DQS_WP0 <=> C14 FBC_DQS_WP0
FBC_DQS_WP1 <=> A10 FBC_DQS_WP1
FBC_DQS_WP2 <=> E10 FBC_DQS_WP2
FBC_DQS_WP3 <=> D14 FBC_DQS_WP3
FBC_DQS_WP4 <=> D27 FBC_DQS_WP4
FBC_DQS_WP5 <=> D32 FBC_DQS_WP5
FBC_DQS_WP6 <=> A32 FBC_DQS_WP6
FBC_DQS_WP7 <=> B26 FBC_DQS_WP7
FBC_DQS_RN0 <=> B14 FBC_DQS_RN0
FBC_DQS_RN1 <=> B10 FBC_DQS_RN1
FBC_DQS_RN2 <=> D9 FBC_DQS_RN2
FBC_DQS_RN3 <=> E14 FBC_DQS_RN3
FBC_DQS_RN4 <=> E24 FBC_DQS_RN4
FBC_DQS_RN5 <=> D31 FBC_DQS_RN5
FBC_DQS_RN6 <=> A31 FBC_DQS_RN6
FBC_DQS_RN7 <=> A26 FBC_DQS_RN7
FBC_WCK0 <=> G14 FBC_WCK0
FBC_WCK0# <=> G15 FBC_WCK0#
FBC_WCK1 <=> G11 FBC_WCK1
FBC_WCK1# <=> G12 FBC_WCK1#
FBC_WCK2 <=> G27 FBC_WCK2
FBC_WCK2# <=> G28 FBC_WCK2#
FBC_WCK3 <=> G24 FBC_WCK3
FBC_WCK3# <=> G25 FBC_WCK3#
N11M-GE1 BGA 969P NVIDIA
601980730401




INVENTEC

TITLE
BAP/BXP30
N18P Memory (2/5)


SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X02
SHEET		35 of 41	






GPIOs	NVVD	N11M-GE1
0	0.85V	P12APB-State
1	1.032V	PO-State


INVENTEC			
Celpalla demo board			
1.8V/PEX1.1V/NVVD(5/5)			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X02
CHANGE by		DATE	SHEET
IEC		Monday, May 24, 2010	37 of 41




AUDIO CODEC



Port A: Headphone jack (jack shared with S/PDIF)
Port B: Internal analog mono mic (stereo option)
Port C: Microphone jack
Port G: Internal stereo speakers
Port J: Optional Internal stereo digital mic
Port H: S/PDIF (jack shared with headphone)



CHANGE by	IEC	DATE	Monday, May 24, 2010
-----------	-----	------	----------------------

[illegible]