

01_Block Diagram
02_System Setting
03_Power Sequence
04_Clock Gen_ICS9LPR426
05_Diamondville_BUS
06_Diamondville_PWR
07_NB-945GMS(HOST)
08_NB-945GMS(DMI)
09_NB-945GMS(GRAPHIC)
10_NB-945GMS(DDR2)
11_NB-945GMS(PWR)
12_NB-945GMS(PWR2)
13_NB-945GMS(GND)
14_SB-ICH7M(PWR)
15_SB-ICH7M(1)
16_SB-ICH7M(2)
17_SB-ICH7M(3)
18_DDR2 SODIMM
19_DDR2_Termination
20_Onboard VGA
21_LCD Conn_LID
22_PCIEx 3.5G & Ext. Antenna
23_Mini WIFI+ BT
24_LAN_Atheros AR8113
25_MDC_RJ11_RJ45
26_Flash Conn
27_SATA Hdd
28_USB Port
29_Camera Conn
30_Card Reader_AU6336C52
31_Codec_ALC269
32_Audio_AMP_Jack
33_EC_ENE KB3310
34_EC_UART controller
35_Switch_SPI ROM_Debug Conn
36_Thermal Sensor_FAN
37_KB_Touch Pad
38_LED_THERMTRIP
39_Discharge
40_PWR Jack
41_Srew Hole
42_EMI
43_POWER FLOW
44_Vcore
45_Power System
46_Power_+1.8V & VTTDDR
47_Power_VCCP
48_Power_+1.5VS & +2.5VS
49_Power_Charger
50_EC Pin Define
51_History

1000HE_MB
1.0G

2008_0519_2000

LCD Board
LCD

CRT

CPU
Diamondville
FCBGA437

CLOCK GEN
ICS9LPR427

THERMAL CONTROL

NORTH
BRIDGE
945GSE

FSB533/400MHz

400/533MHz
Channel
A

SODIMM 200P

SOUTH
BRIDGE
ICH7-M

x2
DMI

AZALIA

AZALIA CODEC
Realtek ALC269

LINE OUT

Speaker

EXT MIC

INT MIC

Debug Conn

LPC

EC
ENE KBC3310

SPI ROM

Internal KB

Touch Pad

USB

USB_P1/2/3

USB Port *3

USB_P4

Card Reader
Alcor AU6336

USB_P7

Camera

USB_P0

SATA1

Flash Conn

IDE

Master

SATA0

SATA Conn

PCIE

PCIE_3

USB_P5

PCIE_2

MINICARD

WLAN

LAN
Atheros AR8113

RJ-45

NAND Flash
Card
Flash Module

SD/MMC
Card
Reader

<Core Design>

ASUS		Title : Block Diagram	
ASUSTek Computer INC.		Engineer: Echo_Huang	
Size	Project Name	Rev	
A3	1000HE_MB	1.1G	
Date: Friday, January 23, 2009		Sheet	1 of 47

EC KB3310 GPIO SETTING

Pin	Pin Name	Signal Name	Type	Note
1	GPIO00/GA20	A20GATE	O	
2	GPIO01/KBRST#	RC_IN#	O	
6	GPIO04	EMAIL_SW#	I	Internal pull high
13	GPIO05/PCIRST#	PCI_RST#	I	
14	GPIO07	BAT_OTP	I	Battery over temperature
15	GPIO08	EXTSMIH#	OD	10K pull high to +3VSB
16	GPIO0A	LID_EC#	I	Internal pull high
17	GPIO0B/ESB_CLK	NC	O	
18	GPIO0C/ESB_DAT	NC	O	
19	GPIO0D	DISTP_SW#	I	Internal pull high
20	GPIO0E/SCI#	EXT_SCI#	O	10K pull high to +3VSB
21	GPIO0F/PWM0	BL_PWM_DA	O	
23	GPIO10/PWM1	BAT_CRITICAL	I	Battery critical capacity
25	GPIO11/PWM2	PM_PWRBTN#	OD	Internal pull high in ICH
26	GPIO12/FANPWM1	FAN0_PWM	O	CPU Fan
27	GPIO13/FANPWM2	FAN1_PWM	O	VGA Fan
28	GPIO14/FANFB1	FAN0_TACH	I	CPU FanTach
29	GPIO15/FANFB2	FAN1_TACH	I	VGA FanTach
30	GPIO16/E51_TX	E51_TX	O	RS232 debug port
31	GPIO17/E51_RX	E51_RX	I	RS232 debug port
32	GPIO18	PWR_SW#	I	Internal pull high
34	GPIO19/PWM3	MAIL_LED#	O	
36	GPIO1A/NUMLED	NUM_LED#	O	
38	GPIO1D/CLKRUN#	NC	O	
39	GPIO20/KSO0/TP_TEST	KSO0	O	
40	GPIO21/KSO1/TP_PLL	KSO1	O	
41	GPIO22/KSO2	KSO2	O	
42	GPIO23/KSO3	KSO3	O	
43	GPIO24/KSO4	KSO4	O	
44	GPIO25/KSO5	KSO5	O	
45	GPIO26/KSO6	KSO6	O	
46	GPIO27/KSO7	KSO7	O	
47	GPIO28/KSO8	KSO8	O	
48	GPIO29/KSO9	KSO9	O	
49	GPIO2A/KSO10	KSO10	O	
50	GPIO2B/KSO11	KSO11	O	
51	GPIO2C/KSO12	KSO12	O	
52	GPIO2D/KSO13	KSO13	O	
53	GPIO2E/KSO14	KSO14	O	
54	GPIO2F/KSO15	KSO15	O	
55	GPIO30/KSI0	KSI0	I	Internal pull high
56	GPIO31/KSI1	KSI1	I	Internal pull high
57	GPIO32/KSI2	KSI2	I	Internal pull high
58	GPIO33/KSI3	KSI3	I	Internal pull high
59	GPIO34/KSI4	KSI4	I	Internal pull high
60	GPIO35/KSI5	KSI5	I	Internal pull high
61	GPIO36/KSI6	KSI6	I	Internal pull high
62	GPIO37/KSI7	KSI7	I	Internal pull high
63	GP138/AD0	BAT_ICHG	I	
64	GP139/AD1	BAT_CONFIG	I	Battery configuration
65	GPIO3A/AD2	BAT_SENSE	I	Battery Voltage Sensor
66	GPIO3B/AD3	BAT_TS	I	Battery Thermal Sensor
68	GPO3C/DA0	DOC	O	Trigger Clock Gen

Pin	Pin Name	Signal Name	Type	Note
70	GPO3D/DA1	LCD_BACKOFF#	O	
71	GPO3E/DA2	CLK_PWRSERVE#	O	
72	GPO3F/DA3	BAT_LL#	O	Battery Low Low
73	GPIO40	AC_OK	I	AC Adaptor Plug in
74	GPIO41	PM_RSMRST#	O	10K pull down to GND
75	GP142	BAT_IN	I	
76	GP143	CLRTC_EC	I	
77	GPIO44/SCL1	SMB0_CLK	I/O	4.7K pull high to +3VA_EC
78	GPIO45/SDA1	SMB0_DAT	I/O	4.7K pull high to +3VA_EC
79	GPIO46/SCL2	SMB1_CLK	I/O	10K pull high to +3V
80	GPIO47/SDA2	SMB1_DAT	I/O	10K pull high to +3V
81	GPIO48/KSO16	KB pin 28	I	for KB type detection
82	GPIO49/KSO17	KB pin 27	I	for KB type detection
83	GPIO4A/PSCLK1	AUO_SCL	O	for AUO, default H at S0
84	GPIO4B/PSDAT1	AUO_SDA	O	for AUO, default L at S0
85	GPIO4C/PSCLK2	AUO_CSB	O	for AUO, default H at S0
86	GPIO4D/PSDAT2	LVDD_EN	I	for AUO 7" Panel
87	GPIO4E/PSCLK3	TP_CLK	I/O	10K pull high to +3V
88	GPIO4F/PSDAT3	TP_DAT	I/O	10K pull high to +3V
89	GPIO50/SELIO#	BATSEL_3S	O	Battery series, H:3S, L:4S
90	GPIO52/E51_CS#	CHG_LED_UP#	O	
91	GPIO53/CAPLED	CAP_LED#	O	
92	GPIO54	PWR_LED_UP	O	
93	GPIO55/SCRLED	SCRLED#	O	
95	GPIO56	PWR4G_SW#	I	Internal pull high
97	GPXOA00/SDICS#	SPI_MODE#	O	4.7K pull down to GND
98	GPXOA01/SDICLK	SUSC_ON	O	
99	GPXOA02/SDIDO	VSUS_ON	O	
100	GPXOA03	CPU_VRON	O	
101	GPXOA04	SUSB_ON	O	
102	GPXOA05	ICH_PWROK	O	
103	GPXOA06	VOLT_CTRL	O	
104	GPXOA07	CHG_EN#	O	Battery charging enabled
105	GPXOA08	PRECHG	O	
106	GPXOA09	SPI_WP#	O	
107	GPXOA10	OP_SD#	O	Audio OP
108	GPXOA11	BAT_LEARN	O	
109	GPXID0/SDIDI	BATSEL_2P#	O	Battery parallel, H:1P, L:2P~3P
110	GPXID1	NC	O	
112	GPXID2	THRO_CPU	O	Active if CPU temperature over spec
114	GPXID3	SUSB#	I	100K pull down to GND
115	GPXID4	SUSC#	I	100K pull down to GND
116	GPXID5	CPUPWR_GD	I	Pull high to +3V
117	GPXID6	VSUS_GD	I	
118	GPXID7	NC	O	
121	GPIO57	INTERNET#	I	Internal pull high
126	GPIO57/SPICLK	SPI_CLK	O	
127	GPIO59/TEST_CLK	NC	O	

EC KB3310 Other Pin SETTING

Pin	Pin Name	Signal Name	Type	Note
3	SERIRQ	INT_SERIRQ	I/O	10K pull high to +3V
4	LFRAME#	LPC_FRAME#	I	
5	LAD3	LPC_AD3	I/O	
7	LAD2	LPC_AD2	I/O	
8	LAD1	LPC_AD1	I/O	
9	VCC	+3VA_EC	P	
10	LAD0	LPC_AD0	I/O	
11	GND	GND	P	
12	PCICLK	CLK_PCI_EC	I	
22	VCC	+3VA_EC	P	
24	GND	GND	P	
33	VCC	+3VA_EC	P	
35	GND	GND	P	
37	ECRST#	EC_RST#	I	100K pull high to +3VA_EC
67	AVCC	+3VACC	P	
69	AGND	AGND	P	
94	GND	GND	P	
96	VCC	+3VA_EC	P	
111	VCC	+3VA_EC	P	
113	GND	GND	P	
119	RD#/SPIDI	SPI_SO	I	
120	WR#/SPIDO	SPI_SI	O	
112	XCLKI	32KXCLKI	I	
123	XCLKO	32KXCLKO	O	
124	V18R	V18R	P	Reserved 1uF to GND
125	VCC	+3VA_EC	P	
128	SPICS#/SELMEM#	SPI_CE#	O	

<Core Design>

Title : EC Pin Define




ASUSTek Computer INC. Engineer: Jeff Li

Size
A3

Project Name
1000HO_MB

Rev
1.0G




Date: Friday, January 23, 2009Sheet 4 of 47



1:Disable
0:Enable


PEREQ1:PCIEx0 & PCIEx1
PEREQ2:PCIEx2 & PCIEx3 & SATA
PEREQ3:PCIEx4 & PCIEx5 & PCIEx6


FSC	FSB	FSA	CPU	PCIE	SATA
0	1	1	166	100	100
0	0	1	133	100	100
1	0	1	100	100	100



<Core Design>

ASUS®		Title :Clock Gen_ICS9LPRS427	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size	Project Name	Rev	
A3	1000HO_MB	1.0G	
Date: Friday, January 23, 2009	Sheet	5	of 47






**Power :
+VCCP**


RCOMP

For Calibrating the FSB I/O Buffer




SCOMP

For Slew Rate Compensation on the FSB




Voltage Swing


For Providing a Reference Voltage to The FSB RCOMP circuits



Signal voltage level =
0.3125*VCCP
Trace should be 10 mil wide
with 20 mil spacing



AGTL+ I/O Voltage Reference




Layout Note:
0.1uF should be placed 100mils or
less from GMCH pin.

<Core Design>


ASUS		Title : NB-945GMS(HOST)	
ASUSTek COMPUTER INC.		Engineer: Jeff Li	
Size A3	Project Name 1000HO_MB	Rev 1.0G	
Date: Friday, January 23, 2009	Sheet 8	of 47	







<Core Design>

ASUS		Title : NB-945GMS(GRAPHIC)	
ASUSTeK COMPUTER INC.		Engineer: Jeff Li	
Size A4	Project Name 1000HO_MB		Rev 1.0G
Date: Friday, January 23, 2009		Sheet 10 of 47	






CFG_19(K28) Strapping :
DMI LANE Reversal:
0:Normal Operation (Default)
1.:Reversal Lanes, 3->0,2->1..etc
Note:945GMS doesn't support DMI Lane Reversal



Vcc1_5_A=0.64A


SU1E		P28	
A4	Vss1	Vss98	R1
A23	Vss2	Vss100	R11
B1	Vss3	Vss101	R12
B8	Vss4	Vss102	R13
B11	Vss5	Vss103	R14
B14	Vss6	Vss104	R15
B17	Vss7	Vss105	R16
B20	Vss8	Vss106	R17
B26	Vss9	Vss107	R18
B28	Vss10	Vss108	T6
C2	Vss11	Vss109	T12
C6	Vss12	Vss110	T13
C27	Vss13	Vss111	T14
D10	Vss14	Vss112	T15
D13	Vss15	Vss113	T16
D18	Vss16	Vss114	T17
D21	Vss17	Vss115	U4
D24	Vss18	Vss116	U12
E1	Vss19	Vss117	U13
E2	Vss20	Vss118	U14
E4	Vss21	Vss119	U15
E8	Vss22	Vss120	U16
E15	Vss23	Vss121	U17
F2	Vss24	Vss122	U24
F4	Vss25	Vss123	U25
F5	Vss26	Vss124	U26
F12	Vss27	Vss125	V2
F22	Vss28	Vss126	V13
F28	Vss29	Vss127	V15
G1	Vss30	Vss128	V24
G2	Vss31	Vss129	V27
G5	Vss32	Vss130	V28
G6	Vss33	Vss131	W6
G9	Vss34	Vss132	W24
G14	Vss35	Vss133	W25
G18	Vss36	Vss134	W26
G21	Vss37	Vss135	Y3
G24	Vss38	Vss136	Y24
G25	Vss39	Vss137	Y27
G26	Vss40	Vss138	Y28
H3	Vss41	Vss139	AA1
H4	Vss42	Vss140	AA24
H5	Vss43	Vss141	AA25
H24	Vss44	Vss142	AA26
H27	Vss45	Vss143	AB4
H28	Vss46	Vss144	AB6
J1	Vss47	Vss145	AB11
J2	Vss48	Vss146	AB14
J5	Vss49	Vss147	AB16
J24	Vss50	Vss148	AB19
J25	Vss51	Vss149	AB21
J26	Vss52	Vss150	AB24
K24	Vss53	Vss151	AB27
K27	Vss54	Vss152	AB28
K28	Vss55	Vss153	AC2
L13	Vss56	Vss154	AC9
L15	Vss57	Vss155	AC11
L24	Vss58	Vss156	AD1
L25	Vss59	Vss157	AD3
L26	Vss60	Vss158	AD4
M3	Vss61	Vss159	AD7
M4	Vss62	Vss160	AD8
M5	Vss63	Vss161	AD11
M12	Vss64	Vss162	AD15
M13	Vss65	Vss163	AD19
M14	Vss66	Vss164	AD23
M15	Vss67	Vss165	AE2
M16	Vss68	Vss166	AE7
M17	Vss69	Vss167	AE11
M24	Vss70	Vss168	AE13
M27	Vss71	Vss169	AE18
M28	Vss72	Vss170	AE21
N1	Vss73	Vss171	AE24
N2	Vss74	Vss172	AE25
N5	Vss75	Vss173	AF4
N6	Vss76	Vss174	AF7
N11	Vss77	Vss175	AF8
N12	Vss78	Vss176	AF9
N13	Vss79	Vss177	AF11
N14	Vss80	Vss178	AF12
N15	Vss81	Vss179	AG7
N16	Vss82	Vss180	AG11
N17	Vss83	Vss181	AG14
N18	Vss84	Vss182	AG17
N24	Vss85	Vss183	AG20
N25	Vss86	Vss184	AG25
N26	Vss87	Vss185	AH1
P2	Vss88	Vss186	AH3
P4	Vss89	Vss187	AH7
P12	Vss90	Vss188	AH12
P13	Vss91	Vss189	AH23
P14	Vss92	Vss190	AH27
P15	Vss93	Vss191	
P16	Vss94	Vss192	
P17	Vss95	Vss193	
P24	Vss96	Vss194	
P27	Vss97		






LAN AR8113 IC

3.5G, GPS, DTV, Wimax

WIFI PCIExpress Card



When disable port 1, all port will be disabled.



Internal Pull-Up R88

- USB 0 Flash Card
- USB 1 USB Conn
- USB 2 USB Conn
- USB 3 USB Conn
- USB 4 Card Reader
- USB 5 Minicard + 3.5G
- USB 6 Bluetooth
- USB 7 Camera

CRB & Checklist

ICH7 Boot BIOS Select

	GNT#5	GNT#4
LPC	H	H
PCI	H	L
SPI	L	H



Buffer to Reduce Loading on PLT_RST#

<Core Design>


ASUS
ASUSTek COMPUTER INC.

Title : SB-ICH7M(2)
Engineer: Jeff Li









Size	Project Name	Rev
Custom	1000HO_MB	1.0G
Date: Friday, January 23, 2009	Sheet	17 of 47



S SMB_CLK << S_SMB_CLK 5
S SMB_DATA << S_SMB_DATA 5





WLAN_LED	WLAN	BT
High	v	v
High	v	x
High	x	v
Low	x	x



PCB_VID3 : PROJECT CODE

<Core Design>

ASUS		Title : SB-ICH7M(3)	
ASUSTek COMPUTER INC		Engineer: Jeff Li	
Size	Project Name	Rev	
Custom	1000HO_MB	1.0G	
Date: Friday, January 23, 2009	Sheet	18	of 47






STD Type


DIMMA

MA MA0	102	A0	DQ0	5	MA DQ0
MA MA1	101	A1	DQ1	7	MA DQ1
MA MA2	100	A2	DQ2	17	MA DQ2
MA MA3	99	A3	DQ3	19	MA DQ3
MA MA4	98	A4	DQ4	4	MA DQ4
MA MA5	97	A5	DQ5	6	MA DQ5
MA MA6	94	A6	DQ6	14	MA DQ6
MA MA7	92	A7	DQ7	16	MA DQ7
MA MA8	93	A8	DQ8	23	MA DQ8
MA MA9	91	A9	DQ9	25	MA DQ9
MA MA10	105	A10/AP	DQ10	35	MA DQ10
MA MA11	90	A11	DQ11	37	MA DQ11
MA MA12	89	A12	DQ12	22	MA DQ12
MA MA13	116	A13	DQ13	20	MA DQ13
	X 86	A14	DQ14	38	MA DQ14
MA BA2	X 84	A15	DQ15	36	MA DQ15
	X 85	A16_BA2	DQ16	43	MA DQ16
MA BA0	107	BA0	DQ17	45	MA DQ17
MA BA1	106	BA1	DQ18	55	MA DQ18
	110	S0#	DQ19	57	MA DQ19
9,20 MA_CS#0	X 115	S1#	DQ20	46	MA DQ20
9,20 MA_CS#1	30	CK0	DQ21	56	MA DQ21
9 MCLK_DDR0	32	CK0#	DQ22	58	MA DQ22
9 MCLK_DDR1	164	CK1	DQ23	61	MA DQ23
9 MCLK_DDR1#	166	CK1#	DQ24	63	MA DQ24
9,20 MA_CKE0	79	CKE0	DQ25	73	MA DQ25
9,20 MA_CKE1	80	CKE1	DQ26	75	MA DQ26
11,20 MA_CAS#	113	CAS#	DQ27	62	MA DQ27
11,20 MA_RAS#	108	RAS#	DQ28	64	MA DQ28
11,20 MA_WE#	109	WE#	DQ29	74	MA DQ29
	198	SA0	DQ30	76	MA DQ30
	200	SA1	DQ31	78	MA DQ31
6,18,23,24 SMB_CLK	X 197	SCL	DQ32	123	MA DQ32
6,18,23,24 SMB_DATA	X 195	SDA	DQ33	125	MA DQ33
			DQ34	135	MA DQ34
9,20 MA_ODT0	X 114	ODT0	DQ35	137	MA DQ35
9,20 MA_ODT1	X 119	ODT1	DQ36	124	MA DQ36
			DQ37	126	MA DQ37
			DQ38	134	MA DQ38
			DQ39	136	MA DQ39
MA DM0	10	DM0	DQ40	141	MA DQ40
MA DM1	52	DM1	DQ41	143	MA DQ41
MA DM2	67	DM2	DQ42	151	MA DQ42
MA DM3	130	DM3	DQ43	153	MA DQ43
MA DM4	147	DM4	DQ44	140	MA DQ44
MA DM5	170	DM5	DQ45	142	MA DQ45
MA DM6	185	DM6	DQ46	152	MA DQ46
MA DM7		DM7	DQ47	154	MA DQ47
			DQ48	157	MA DQ48
MA DQS0	13	DQS0	DQ49	159	MA DQ49
MA DQS1	31	DQS1	DQ50	173	MA DQ50
MA DQS2	70	DQS2	DQ51	175	MA DQ51
MA DQS3	131	DQS3	DQ52	158	MA DQ52
MA DQS4	148	DQS4	DQ53	160	MA DQ53
MA DQS5	169	DQS5	DQ54	174	MA DQ54
MA DQS6	188	DQS6	DQ55	176	MA DQ55
MA DQS7	11	DQS7	DQ56	179	MA DQ56
MA DQS#0	29	DQS#0	DQ57	181	MA DQ57
MA DQS#1	49	DQS#1	DQ58	189	MA DQ58
MA DQS#2	68	DQS#2	DQ59	191	MA DQ59
MA DQS#3	129	DQS#3	DQ60	180	MA DQ60
MA DQS#4	146	DQS#4	DQ61	182	MA DQ61
MA DQS#5	167	DQS#5	DQ62	192	MA DQ62
MA DQS#6	186	DQS#6	DQ63	194	MA DQ63
MA DQS#7		DQS#7			

DDR_DIMM_200P
12G025332003




GROUP1
GROUP2
SWAP






<Core Design>

ASUS		Title : DDR2 SODIMM	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size	Project Name	Rev	
A3	1000HO_MB	1.0G	
Date: Friday, January 23, 2009		Sheet	19 of 52










<Core Design>

ASUS®		Title : DDR2_Termination	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size A4	Project Name 1000HO_MB		Rev 1.0G
Date: Friday, January 23, 2009		Sheet 20	of 52




VGA use 12G10110015W & 12G10110015N



Pin:
2->6: (1A->1B)
5->3: (2A->2B)










		Title :	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size A3	Project Name 1000HO_MB		Rev 1.0G
Date: Friday, January 23, 2009		Sheet 23	of 52





MINICARD use 12G03010052Q






U39 use 06G030057013







BlueTooth





<Core Design>		Title : Minicard	
ASUS		Engineer: Jeff Li	
Size	Project Name	1000HO_MB	
A3		Rev 1.0G	
Date: Friday, January 23, 2009		Sheet 24 of 47	



if overclocking LL3 Kept and LL2 removed
if not overclocking LL3 removed and LL2 Kept




LAN connector: 12G148301086






Close to LU1

SATA HDD Connector











<Core Design>







Power Control





<Core Design>

ASUS		Title : AU6336-C52	
ASUSTek Computer Inc.		Engineer: Jeff Li	
Size A3	Project Name 1000HO_MB	Rev 1.0G	
Date: Friday, January 23, 2009	Sheet 29	of 47	





16 A_Z_SDOUT
16 A_Z_BITCLK
16 A_Z_SDINO
16 A_Z_SYNC
16 A_Z_RST#
32 OP_SD#

OP_SD#: Controlled by EC to power down Class-D speaker amp.















PD#: Internal Pull-up 50K to +3V

Analogue: Pin.13-Pin.38
Digital: Pin.1-Pin.12 and Pin.39-Pin.48




For Audio Noise Issue

<Core Design>		Title : ALC269-1	
ASUS Computer Inc.		Engineer: Jeff Li	
Size	Project Name	Rev	
A3	1000HO_MB	1.0G	
Date: Friday, January 23, 2009	Sheet	20	of 47






<Core Design>

ASUS		Title : EC_ENE KB3310	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size	Project Name	Rev	
A3	1000HO_MB	1.0G	
Date:	Friday, January 23, 2009	Sheet	32 of 47







KB3310F
N/A
02G890000700




UART Control
IC for using
GPS module due
to no UART on
ENE EC

<Core Design>

ASUS		Title : EC_UART_KC3820	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size A4	Project Name 1000HO_MB		Rev 1.0G
Date: Friday, January 23, 2009		Sheet	33 of 47



Debug Card cable use Z96 Touch Pad cable, P/N:
14G124110126, 14G124110120, 14G124110121
14G124110124, 14G124110125



ASUS		Title : Switch_SPI ROM_Debug	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size	Project Name		Rev
A3	1000HO_MB		1.0G
Date: Friday, January 23, 2009	Sheet	34 of 52	




<Core Design>






For Touch-Pad

P900 R1.0G




SW2, SW3 use 12G09103305N





For Keyboard Connector

KB




KSO[15:0] 32
KSI[7:0] 32




<Core Design>

ASUS		Title : KB_Touch Pad	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size A3	Project Name 1000HO_MB	Rev 1.0G	
Date: Friday, January 23, 2009	Sheet	36	of 52

for POWER LED




for FLASH LED





for WLAN/BlueTooth LED


R86 use 4.7K 0Hm 10G213472003030




for CHARGE LED




for POWER
BOTTOM LED



DC IN

























BAT IN





<Core Design>

ASUS		Title : PWR Jack	
ASUSTek Computer INC.		Engineer: Jeff Li	
Size	Project Name		Rev
A3	1000HO_MB		1.0G
Date: Friday, January 23, 2009		Sheet	38 of 52













PM_LEVELDOWN#	CPU_LEVELDOWN	CPU_LEVELDOWN#	Voltage	Status
L	L	H	VID-100mV	Power Saving
H	L	H	VID	Normal
H	H	L	VID + 200mV	Performance
L	H	L	VID + 50mV	N/A



Power stage	+3VSUS	+5VSUS
1. I/P Current:	I in = Vo*Io/(0.75 * Vin)=1.1A	I in = Vo*Io/(0.75 * Vin)=1.67A
2. Ripple Current:	I rip =1.36A I spec=2.5A @1 pcs	I rip =2.07A I spec=2.5A @1 pcs
3. Dynamic:	I peak=3A ESR / 1 pcs =18 mohm V =54mV	I peak=3A ESR / 1 pcs =18 mohm V =54mV
4. Inductor Spec:	I sat=10 A I dc =5.5 A DCR=37 mohm	I sat=10 A I dc =5.5 A DCR=37 mohm
5. MOSFET Spec:	H-side MOSFET: AP4800AGM Rds(ON)= 21 mohm (Vgs=4.5 V) I cont = 9.6 A (T=25) I peak = 40 A L-side MOSFET: RAP4800AGM Rds(ON)= 21 mohm (Vgs=4.5 V) I cont = 9.6 A (T=25) I peak = 40 A	H-side MOSFET: RJK0355DPA-00-J0 WPAK Rds(ON)= 10.7 mohm (Vgs=10 V) I cont = 30 A (T=25) I peak = 120 A (Pause 10 us) L-side MOSFET: RJK0355DPA-00-J0 WPAK Rds(ON)= 10.7 mohm (Vgs=10 V) I cont = 30 A (T=25) I peak = 120 A (Pause 10 us)

Controller	+3VSUS	+5VSUS
1. Voltage & Current:	+3VSUS=3.3V@3A	+5VSUS=5V@3A
2. Frequency:	fosc=375KHz	fosc=375KHz
3. OCP:	Set PR112=10Kohm Iocp=11.1A	Set PR112=10Kohm Iocp=11.1A
4. POR:	V on =2.5V	V on =4.35-4.5 V V off =3.9-4.25 V
5. UVP:	V uvp= 70% Vout	V uvp= 70% Vout
6. OVP:	V ovp=115%Vout	V ovp=115%Vout
7. Enable Voltage:	V rising = 1V V falling = 0.4 V	V rising = 1V V falling = 0.4 V
8. Soft start time:	Tss=2ms	Tss=2ms
9. Phase selection:	/X	/X
10.Inrush Current:	C total = 110 uF I inrush= 0.165 A	C total = 110 uF I inrush= 0.275 A



Battery Charging Voltage :
 $V_{adj3} > 4.1V \implies V_{bat} = 4.2V / \text{cell}$
 $2.2V > V_{adj3} > 1.1V \implies V_{bat} = 2 * V_{adj3}$

Battery Charging Current :
 $4.4V > V_{adj2} \geq 0V \implies$
 $I_{chg} = (V_{adj2} - 0.075) / (25 * R_s)$

Input Adaptor Max. Current Limit :
 $I_{limit_current} = (V_{adj1} - 0.075) / (25 * R_s)$

Pre-Charging Mode :

Precharging current = 150mA
 $V_{adj2} = 168.75mV$

Adaptor Max. Current :

$PR600 = 235.8K; I_{limit} = 2.170A; 20.615W (9.5V/22W)$
 $PR600 = 185.3K; I_{limit} = 2.677A; 32.124W (12V/36W)$

ACIN Threshold = 1.25V

Adaptor > 8.63V, System Powered by Adaptor
 Adaptor < 8.63V, System Powered by Battery

Prevent Input from 19V :

Adaptor > 13.06V, PQ603B Turn-off
 Adaptor < 13.06V, PQ603B Turn-on

Battery Cell Selection :

$BAT_ID = 1, 2 \text{ Cells}; V_{adj2} = 0.998V$
 $\implies I_{charge} = 1.477A$
 $BAT_ID = 0, 4/6 \text{ Cells}; V_{adj2} = 1.648V$
 $\implies I_{charge} = 2.517A$

$V_{REF} = 5.0V$

$f_{osc}(KHz) = 17000 / RT (K\Omega h)$

Soft start: $t_{s(s)} = 0.13 * CS (\mu F)$

$V_{TH} \text{ of } -IN1: 5V / 62 * (100+62) = 13.06V$

$V_{TH} \text{ of } ACIN: 1.25V / 25 * (185+25) = 10.5V$
 Change PR607 and PR608 value

Charging Current :

4P#	2P#	Icharge
1	0	0.56A
0	1	1.6A
0	0	2.8A

<Core Design>

ASUSTek Computer INC.

Size: Custom
 Project Name: 1000H MB

Date: Friday, January 23, 2009

Title : Charger

Engineer: Joy Zhou

Rev 1.1G

Sheet 47 of 47

