


01.Block Diagram  
 02.Power Sequence  
 03.Clock Gen\_ICS9LPRS427C  
 04.PineView-M\_1 (LVDS\_DMI\_CPU)  
 05.PineView-M\_2 (DDR2\_XDP\_CRT)  
 06.PineView-M\_3 (PWR&GND)  
 07.XDP  
 08.Tigerpoint\_DMI\_USB  
 09.Tigerpoint\_SYS  
 10.Tigerpoint\_PWR  
 11.DDR2 SODIMM  
 12.DDR2-Termination  
 13.Onboard VGA  
 14.LCD Conn\_LID  
 15.SATA SSD  
 16.LAN\_AR8132\_\*\*\*\*  
 17.WLAN  
 18.3G\_CON\_\*\*\*\*  
 19.Bluetooth  
 20.LED  
 21.CR\_AU6433  
 22.USB Port1  
 23.G\_Senser\_\*\*\*\*  
 24.EC\_ENE KB3310  
 25.KB\_TP  
 26.Fan\_debug  
 27.Overclocking  
 28.DUA\_CON  
 29.PWR Jack  
 30\_Discharge  
 31.Srew Hole  
 32.EMI  
 33.Power Flow  
 34.Power\_Charger  
 35.Vcore  
 36.Power System  
 37.Power\_+1.8V & VTTDDR  
 38.Power\_VCCP  
 39.Power\_+0.89VS  
 40.Power\_+1.5VS\_+1.2VS  
 41.Power Latch  
 42\_EC Pin Define  
 43.history

# 1001PX 1.2G


2010\_0428\_1600


CLOCK GEN  
ICS9LPRS427CGLFT


THERMAL CONTROL




For Adapter Mode: (1) -> (2) -> (3) -> (4) -> (5) -> ...  
For Battery Mode: (1) -> (2) -> (3) -> (4) -> (4a) -> (5) -> ...












DDC CLK&DATA need 2.2K Pull up to +3VS(Or may we can use 4.7K);connector side has pull-up resistor.



| CPU Sample SKU | ASUS P/N     |
|----------------|--------------|
| ES1            | 01G013070000 |
| ES2            | 01G013200000 |
| QS             | 01G013200001 |
| PRQ            | 01G013200002 |

Intel confirm only RSVD9 need stuff 1K resistor.






Change Device and PCB footprint of XDP1 to  
nomask footprint - nomask solution

新 Layout 機種請 XDP Connector 請畫  
12G161300311 (w/ 2 through holes)。







<Core Design>

|                             |              |                     |         |
|-----------------------------|--------------|---------------------|---------|
| <b>ASUS</b>                 |              | Title : XDP         |         |
| ASUSTek Computer INC.       |              | Engineer: C. A. Lai |         |
| Size                        | Project Name | Rev                 |         |
| A3                          | 1001PX       | 1.0G                |         |
| Date: Friday, June 25, 2010 |              | Sheet               | 7 of 51 |




|      |             |
|------|-------------|
| USB0 | USB CONN    |
| USB1 | USB CONN    |
| USB2 | USB CONN    |
| USB3 | N/A         |
| USB4 | Card Reader |
| USB5 | Camera      |
| USB6 | Blue tooth  |
| USB7 | 3G          |

SATA RX,TX all need AC couple and place near Connector side for signal quality.And Traces to them should match length. ICH7M need pull down RX, if no use.















For NON-Rechargeable solution: Unmount TPR2

```
1=DMI interface is strapped to
operate in DC coupled mode.
0=DMI interface is strapped to
operate in AC coupled mode.
```



VCC1\_05=0.955A  
VCC1\_5 =1.422A  
VCC3\_3 =0.216A  
VccSUS3\_3  
=0.092A  
VccRTC =6uA  
V5REF =6mA  
V5REF\_SUS =10mA  
V\_CPU\_IO =14mA  
VCCUSBPLL =10mA  
VccDMIPLL =24mA  
VccSATAPLL=45mA








<Core Design>


|                                                                                     |                                      |                                      |  |
|-------------------------------------------------------------------------------------|--------------------------------------|--------------------------------------|--|
|  |                                      | <b>Title :</b> <u>DDR2-SO-DIMM</u>   |  |
| <b>ASUSTek Computer INC.</b>                                                        |                                      | <b>Engineer:</b> <u>C. A. Lai</u>    |  |
| <b>Size</b><br>A2                                                                   | <b>Project Name</b><br><u>1001PX</u> | <b>Re</b><br>1.0                     |  |
| <b>Index:</b> <u>English</u> <u>June 25, 2010</u>                                   |                                      | <b>Sheet:</b> <u>11</u> of <u>51</u> |  |



<<D2\_MAA[14:0] (5,11)



<Core Design>

|                             |              |                          |          |
|-----------------------------|--------------|--------------------------|----------|
| <b>ASUS</b>                 |              | Title : DDR2-Termination |          |
| ASUSTek Computer INC.       |              | Engineer: C. A. Lai      |          |
| Size                        | Project Name |                          | Rev      |
| A3                          | 1001PX       |                          | 1.0G     |
| Date: Friday, June 25, 2010 |              | Sheet                    | 12 of 51 |





|                     | mount    | unmount  |
|---------------------|----------|----------|
| Panel with SW       | /LCDSW/X | /LCDSW   |
| Panel without SW    | /LCDSW   | /LCDSW/X |
| Panel backlight 5V  | /LCD5V   | /LCD19V  |
| Panel backlight 19V | /LCD19V  | /LCD5V   |





<Core Design>



Title : LAN\_AR8132




Engineer: C. A. Lai

|      |              |      |
|------|--------------|------|
| Size | Project Name | Rev  |
| A3   | 1001PX       | 1.0G |

Date: Friday, June 25, 2010


Sheet 16 of 51

WIFI use PCIE 1.1 Spec  
+3VS = 1.0A peak / 0.75A Normal  
+1.5VS = 0.5A peak / 0.375A Normal  
+3VSUS = 0.375A peak / 0.25A Normal





<Core Design>

|                             |                        |                     |  |
|-----------------------------|------------------------|---------------------|--|
| <b>ASUS</b>                 |                        | Title : WLAN        |  |
| ASUSTek Computer INC.       |                        | Engineer: C. A. Lai |  |
| Size<br>A3                  | Project Name<br>1001PX | Rev<br>1.0G         |  |
| Date: Friday, June 25, 2010 |                        | Sheet 17 of 51      |  |








<Core Design>




|                                                                                       |                        |                     |             |
|---------------------------------------------------------------------------------------|------------------------|---------------------|-------------|
|  |                        | Title : 3G CON      |             |
| ASUSTek Computer INC.                                                                 |                        | Engineer: C. A. Lai |             |
| Size<br>A4                                                                            | Project Name<br>1001PX |                     | Rev<br>1.0G |
| Date: Friday, June 25, 2010                                                           |                        | Sheet 18 of 51      |             |



| Mode<br>Scenario                  | Adapater Mode              | Battery Mode           |
|-----------------------------------|----------------------------|------------------------|
| Battery power is between 100%~40% | Orange ON                  | Green ON               |
| Battery power is between 40%~10%  | Orange Blinking Slowly     | Green Blinking Slowly  |
| Battery power is less than 10%    | Orange Blinking Quickly    | Green Blinking Quickly |
| S3/S5 Mode                        | Scenario the same as above | OFF                    |










<Core Design>

|                             |                               |                            |             |
|-----------------------------|-------------------------------|----------------------------|-------------|
| <b>ASUS</b>                 |                               | <b>Title : USB Port1</b>   |             |
| ASUSTek Computer INC.       |                               | Engineer: <i>C. A. Lai</i> |             |
| Size<br>A3                  | Project Name<br><b>1001PX</b> |                            | Rev<br>1.0G |
| Date: Friday, June 25, 2010 |                               | Sheet                      | 22 of 51    |








For Keyboard Connector



For Touch-Pad










<Core Design>

|                             |                               |                          |             |
|-----------------------------|-------------------------------|--------------------------|-------------|
| <b>ASUS</b>                 |                               | <b>Title : Fan_Debug</b> |             |
| ASUSTek Computer INC.       |                               | Engineer: C. A. Lai      |             |
| Size<br>A3                  | Project Name<br><b>1001PX</b> |                          | Rev<br>1.0G |
| Date: Friday, June 25, 2010 |                               | Sheet 26                 | of 51       |








12/14 add Lan  
12/15 pin50 change C\_LAN\_25M  
12/21 follow up IO  
pin



FPC\_CON\_50P  
12G18310500E




0.1B Beta

BAT\_IN# (34)


S\_SMBCLK1 (24,34)









S\_SMBDATA1 (24,34)



<Core Design>


|                             |              |                     |          |
|-----------------------------|--------------|---------------------|----------|
| <b>ASUS</b>                 |              | Title : PWR Jack    |          |
| ASUSTek Computer INC.       |              | Engineer: C. A. Lai |          |
| Size                        | Project Name | Rev                 |          |
| A3                          | 1001PX       | 1.0G                |          |
| Date: Friday, June 25, 2010 |              | Sheet               | 29 of 51 |






<Core Design>

|                                                                                       |                               |                              |           |
|---------------------------------------------------------------------------------------|-------------------------------|------------------------------|-----------|
|  |                               | Title : <b>Srew Hole</b>     |           |
| ASUSTek Computer INC.                                                                 |                               | Engineer: <b>C. A. Lai</b>   |           |
| Size<br><b>A3</b>                                                                     | Project Name<br><b>1001PX</b> |                              | Re<br>1.0 |
| Date: <b>Friday, June 25, 2010</b>                                                    |                               | Sheet <b>31</b> of <b>51</b> |           |







(LDO)

(SWITCH)


(Controller)








|                             |                     |                             |       |
|-----------------------------|---------------------|-----------------------------|-------|
| <Core Design>               |                     | Power +5VSUS&+3VSUS&+12VSUS |       |
| ASUS                        |                     | Title :                     |       |
| ASUSTek Computer INC.       |                     | Engineer: Justin_Lee        |       |
| Size A3                     | Project Name 1001PX | Rev 1.2G                    |       |
| Date: Friday, June 25, 2010 |                     | Sheet 36                    | of 51 |







**+VCCP / 8A**


**+0.89VS / 1.38A**

| PM_LEVELDOWN# | CPU_LEVELDOWN | Voltage | Status       |
|---------------|---------------|---------|--------------|
| L             | L             | 1.059V  | N/A          |
| L             | H             | 1.111V  | Power Saving |
| H             | H             | 1.121V  | Normal       |












<Core Design>

|                                    |                               |                             |  |
|------------------------------------|-------------------------------|-----------------------------|--|
| <b>ASUS</b>                        |                               | <b>Title : +VCCP</b>        |  |
| ASUSTek Computer INC.              |                               | Engineer: <b>Justin_Lee</b> |  |
| Size<br>A3                         | Project Name<br><b>1001PX</b> | Rev<br>1.2G                 |  |
| Date: <b>Friday, June 25, 2010</b> | Sheet <b>38</b>               | of <b>51</b>                |  |





| PM_LEVELDOWN# | CPU_LEVELDOWN | Voltage |
|---------------|---------------|---------|
| L             | L             | 1.415V  |
| H             | L             | 1.495V  |
| H             | H             | 1.548V  |
| L             | H             | 1.468V  |



**Power Latch table :**

| BAT | A/D_DOCK_IN |          | Mode  |
|-----|-------------|----------|-------|
| 1   | X           | BAT /X   | Latch |
| 0   | 1           | ADP, BAT | Out   |
| 0   | 0           | ADP /X   | Latch |

<Core Design>

**ASUS** Title : Power Latch

ASUSTek Computer INC. Engineer: River\_Hsu

|            |                              |             |
|------------|------------------------------|-------------|
| Size<br>A4 | Project Name<br><b>1005P</b> | Rev<br>1.2G |
|------------|------------------------------|-------------|

Date: Friday, June 25, 2010 Sheet 41 of 51