

1201T BLOCK DIAGRAM

**AMD CPU
Conesus**
18W
Page 3 ~ 6

DDR2
667

**Single Channel DDR2
SO-DIMM**
Page 7 ~ 9

CLK GEN
Page 29

FAN + SENSOR
Page 50

Discharge
Page 57

HT LINK
800MHZ

**AMD
RS780MN**
Page 10 ~ 18

PCI-E

LVDS
Page 46

CRT

MINICARD

AR8132

3G

PCI-E
X4

**AMD
SB710**
Page 20 ~ 28

LPC

LED
Page 56

EC KB3310
Page 30 ~ 31

SPI ROM
Page 30

KB/TOUCH PAD
Page 30

Debug Conn.
Page 44

SATA

USB

AZALIA

SATA HDD
Page 51

Page 62

Codec ALC269
Page 36

HP/MIC/LINE IN
Page 30

Amp
Page 30

IO board

**Card Reader
AU6433**

**2 in 1 Card
Reader**


USB 2.0 X2


BT Module

USB 2.0 X1
Page 52


USB CCD
Page 45

AC mode: When AC in, +3VA and +Vsus power on
BAT Mode: +3VA power on after press power button





DESIGN NOTE:
VLDT must be routed as a pour or a trace at least 200 mils wide.
VLDT may be routed from the source to either ALx balls or Fx balls.
Choose whichever makes routing simpler.
These six capacitors must be placed very near the selected balls.
The "other" set of balls must be decoupled with a 4.7uF cap.



LAYOUT NOTE: Keep trace to resistors less than 1.5" from CPU pin.

place close to RROCESSOR within 1.5 inch








Mount R0405, Un -Mount U0401, C0401, R0406, R0408, R0409 for cost down


change from 150hm to 1Kohm

R0403 & R0404 change to 150hm 1%


sensing point for op-amp feedback routed near CPU

PLACE CLOSE TO CPU







12G02533200D



<Variant Name>




4,7 MEM_MA_ADD[0..15]





090818 Swap for Layout

change to 8R16P 090405



Remove 1.8V C0910,C0911 0.1uF 090405




ASUS		Title : DDR2_TERMINATIONS	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	1201T	2.0	
Date: Wednesday, October 14, 2009		Sheet	9 of 79


R1.11 080319
Change the NB Part number to RS780 (A13)




Signal	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			

R1.11 080319
Change the NB Part number to RS780 (A13)







Change the NB Part number to RS780 (A13)



090813
Reserve Side Port Memory



DFT_GPIO1: LOAD_EEPROM_STRAPS

```
Selects Loading of STRAPS from EPROM
```

```
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use
  default values if not connected
RS780:SUS_STAT
```

STRAP_DEBUG_BUS_PCIE_ENABLE

Enables the Test Debug Bus using PCIe bus:

```
1 : Disable ( can still be enabled using INTC register access )
0 : Enable
```

RS780: configurable thru register setting only


RS740/RS780: Enables Side port memory

RS780:HSYNC#

Selects if Memory SIDE PORT is available or not


0 = Memory Side port available

Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]





U2001D



internal P/U 8.2k





CCD

30

IO board USB Connector

IO board USB Connector

USB CONN



SB700A11 EC enable Strap Workaround

SB700
Part 2 of 5

SERIAL ATA

- SATA_TX0P
- SATA_TX0N
- SATA_RX0N
- SATA_RX0P
- SATA_TX1P
- SATA_TX1N
- SATA_RX1N
- SATA_RX1P
- SATA_TX2P
- SATA_TX2N
- SATA_RX2N
- SATA_RX2P
- SATA_TX3P
- SATA_TX3N
- SATA_RX3N
- SATA_RX3P
- SATA_TX4P
- SATA_TX4N
- SATA_RX4N
- SATA_RX4P
- SATA_TX5P
- SATA_TX5N
- SATA_RX5N
- SATA_RX5P
- SATA_CAL
- SATA_X1
- SATA_X2
- SATA_ACT#/GPIO6

SPIROM

- SPI_DVGP010
- SPI_D0GP011
- SPI_CLK/GPIO47
- SPI_HOLD#/GPIO31
- SPI_CS1#/GPIO32
- LAN_RST#/GPIO13
- ROM_RST#/GPIO14
- FANOUT2/GPIO3
- FANOUT1/GPIO4
- FANOUT2/GPIO4
- FANIN2/GPIO50
- FANIN1/GPIO51
- FANIN2/GPIO52


SATA PWR

- PLLVDD_SATA
- XTLLVDD_SATA

HW MONITOR

- TEMP_COMM
- TEMPIN1/GPIO61
- TEMPIN1/GPIO62
- TEMPIN2/GPIO63
- TEMPIN3/ALERT#/GPIO64
- VIN1/GPIO53
- VIN1/GPIO54
- VIN2/GPIO55
- VIN2/GPIO56
- VIN2/GPIO57
- VIN5/GPIO58
- VIN5/GPIO59
- VIN7/GPIO56

AVDD
AVSS








HWM not Implemented:
Decoupling caps not used.

071119


 GND

GND trace at
least 10mil
wide



Remove R2405, R2406,R2416
R2408, R2418, R2420, R2418 090405

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI MEM BOOT	H,H = Reserved H,L = SPI ROM L,H = LPC ROM (Default) L,L = FWH ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT DEFAULT		


For SB700 A12 and later version

080204 R1.1
Change the Text Comment




<Variant Name>

		Title :HDMI	
ASUSTek COMPUTER INC		Engineer: N/A	
Size	Project Name		Rev
A3	1201T		2.0
Date: Wednesday, October 14, 2009		Sheet	25 of 79



BT Conn

















<Variant Name>


		Title : Bluetooth	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009		Sheet	27 of 79

35 A_DMIC_CLK_R << >> A_DMIC_CLK_R


35 A_DMIC_DATA_R << >> A_DMIC_DATA_R



<Variant Name>



CON2 12G182102402



KS17	1	150PF	50V	CN3511A
KS17	3	150PF	50V	CN3511B
KS15	5	150PF	50V	CN3511C
KSQ13	7	150PF	50V	CN3511D
KS10	1	150PF	50V	CN3512A
KS12	3	150PF	50V	CN3512B
KS14	5	150PF	50V	CN3512C
KS16	7	150PF	50V	CN3512D
KSQ2	1	150PF	50V	CN3513A
KSQ4	3	150PF	50V	CN3513B
KSQ8	5	150PF	50V	CN3513C
KSQ6	7	150PF	50V	CN3513D
KSQ11	1	150PF	50V	CN3514A
KSQ10	3	150PF	50V	CN3514B
KSQ12	5	150PF	50V	CN3514C
KS13	7	150PF	50V	CN3514D
KSQ1	1	150PF	50V	CN3515A
KSQ3	3	150PF	50V	CN3515B
KSQ9	5	150PF	50V	CN3515C
KSQ14	7	150PF	50V	CN3515D
KSQ15	1	150PF	50V	CN3516A
KSQ0	3	150PF	50V	CN3516B
KSQ7	5	150PF	50V	CN3516C
KSQ5	7	150PF	50V	CN3516D


R1.1 change to 150pf

[illegible][illegible]


The schematic diagram illustrates the internal circuit of the Hotkey SW0# R component. It features a 3V+V supply connected to a 10KOhm resistor (R203). The other end of the resistor is connected to the HOTKEY_SW0# P pin. A BAT54CW diode is connected with its cathode to the 3V+V supply and its anode to the HOTKEY_SW0# R pin. A TOFPB1N transistor is connected with its base to the HOTKEY_SW0# R pin, its emitter to GND, and its collector to the HOTKEY_SW0# P pin. A TP_SWITCH_4P switch is connected with one terminal to the HOTKEY_SW0# R pin and the other to the HOTKEY_SW0# P pin. A TPO1B diode is connected with its cathode to the HOTKEY_SW0# R pin and its anode to GND. A 0.1UF/16V capacitor (C153) is connected between the HOTKEY_SW0# P pin and GND.

		Title : KB_Touch Pad	
ASUSTek Computer INC.		Engineer : N/A	
Size A3	Project Name 1201T	Rev 2.0	
Date: Wednesday, October 14, 2009		Sheet 31	of 79



For Debug



Resolve auto-boot issue






SPI ROM








<Variant Name>

ASUS		Title : SPI ROM/ Debug	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009	Sheet	32	of 79



<Variant Name>



<Variant Name>

ASUS		Title : CMOS	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009		Sheet	35 of 79





	5	4	3	2	1
D					D
C					C
B					B
A				<Variant Name>  Title : Bluetooth Engineer: N/A Size Custom Project Name 1201T Rev 2.0 Date: Wednesday, October 14, 2009 Sheet 37 of 79	A
	5	4	3	2	1






	5	4	3	2	1
D					D
C					C
B					B
A				<Variant Name>  Title : Bluetooth ASUSTek Computer INC. Engineer: N/A Size Custom Project Name 1201T Rev 2.0 Date: Wednesday, October 14, 2009 Sheet 38 of 79	
	5	4	3	2	1






	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

<Variant Name>



		Title : CB_AU-6371_JEL	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size Custom	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009		Sheet 40 of 79	









FOR RF



Backlight Enable Discharge




LCD 3V Switch





<Variant Name>

ASUS		Title : LVDS Conn	
ASUSTek Computer INC.		Engineer: N/A	
Size	Project Name	Rev	2.0
Custom	1201T		
Date: Wednesday, October 14, 2009		Sheet	46 of 79

FAN





Thermal Sensor





Add R5014 for thermal sensor read
wrong temp issue. 090406







<Variant Name>




ASUS		Title : FAN_THERMAL SENSOR	
ASUSTek Computer INC.		Engineer: N/A	
Size	Project Name	Rev	
Custom	1201T	2.0	
Date: Wednesday, October 14, 2009	Sheet	50	of 79



SATA HDD Connector









Change net name

Change all MOS with ESD part




DC IN





Internal BAT

<Variant Name>


ASUS		Title : PWR Jack	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009		Sheet 60 of 79	



For Thermal
Detail A










R1.1 change hole For CPU Bracket



<Variant Name>

		Title : Screw Hole	
ASUSTek Computer INC.		Engineer: N/A	
Size Custom	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009		Sheet	65 of 79



<Variant Name>

		Title : EMI	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size Custom	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009		Sheet 66	of 79

R1.0

8/14: change DC-in jack to 12G14550103B
add 1.8VS power for sideport

8/17: Swap DDR address for layout request
add cap for EMI request

8/18: Swap DDR address for layout request
P33 del CLK_25M_LAN
P60 change L3815 to other parts,add L3816
add L1211

8/19: P50 change FAN CON and some related components
P12 change LVDS BL enable singal LVDS_BACK_EN, del L_G_BKLT_CTRL

R1.1


1.change 3G_CON to 3G_CON1
2.H150, H151, H152 no need NUT, and change hole size
3.OC15 OC16 change to 22pf
4.UF1 fuse change to 07G014150121
5.R4612, R4613 change to 120ohm/100Mhz bead for EA test
6.R2104 change to 8.87K 10G213887113030 for EA
7.mount C2913, C2917 , add C2945, change R2938 to 22ohm;
change R4534 to 1000hm, R4533 to 49.90hm
8.change some parts for EMI request
9.VDDHTTX 与CPU_VLDT分别预留0 ohm到+1.1V_NB
10. CN3511-CN3516 change to 150pf array CAP
11.Unmount SW9, C115
12.change R2938 to 10ohm,
13.change R167 to 1200hm/100Mhz bead for noise test
14.USB1 change Part Number to 12G13107004E
15. unmount L0301,mount L0302; unmount L1403,mount L1405;

R2.0


1. DMIC:AC41, AC42 change to 120pf CAP
2. P45 CRT:C4601/C4603/C4605: 24PF/50V
L4601/L4602/L4603: 750hm/100Mhz Bead
C4602/C4604/C4606: 10PF/50V
3. change D3823 to a TVS diode

<Variant Name>

		Title : History	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1201T		Rev 2.0
Date: Wednesday, October 14, 2009		Sheet	68 of 79



STD version :1.00g(08/05/09)



Power stage

1. I/P Current:

$$I_{in} = V_o I_o / (0.8 * V_{in}) = 1.64A$$

2. Ripple Current:

$$I_{ripple} = 0.875A$$

$$I_{spec} = 2A @ 1 pcs$$

3. Inductor Spec:

$$I_{sat} = 8 A$$

$$I_{dc} = 4.5A$$

$$DCR = 60mohm$$

4. MOSFET Spec:

H-side MOSFET: EMB20N03V

$$R_{ds(ON)} = 23 \text{ mohm} \quad (V_{gs} = 5 V)$$

$$I_{cont} = 6A \quad (T = 25^\circ C)$$

$$I_{peak} = 32 A$$

L-side MOSFET: EMB20N03V

$$R_{ds(ON)} = 23 \text{ mohm} \quad (V_{gs} = 5 V)$$

$$I_{cont} = 6A \quad (T = 25^\circ C)$$

$$I_{peak} = 32 A$$

Controller

1. Voltage & Current:

$$+12.6V @ 2.5A$$

2. Frequency:

$$PR14 = 33KOHM,$$

$$F_{osc} = 17000 / RT(Kohm) = 515KHz$$

3. OCP:

4. POR:

$$POR \text{ Hysteresis} = 0.1V$$

$$V_{on} = 7.5V$$

5. Enable Voltage:

$$V = 2.9 V$$

6. Soft start time:

$$T_{ss} = 23ms$$


7. Phase selection:

N/A

8. Inrush Current:

$$C_{total} = 20uF$$

$$I_{inrush} = 0.01A$$




Battery Charging Current :
 $I_{chg} = (V_{adj3} - 0.075) / (25 * R_s)$
Input Adaptor Max. Current Limit :
 $I_{limit_current} = (V_{adj3} - 0.075) / (25 * R_s) = 1.90A$

ACIN Threshold = 1.25V
Adaptor > 13.75V, System Powered by Adaptor
Adaptor < 13.75V, System Powered by Battery

Battery Charging Voltage :
 $V_{adj3} : V_{REF} \Rightarrow V_{bat} = 4.2V / cell$
 $3.9V > V_{adj3} > 2.4V \Rightarrow V_{bat} = 4.35V / cell$
 $V_{adj3} : GND \Rightarrow V_{bat} = 4.0V / cell$
 $2.2V > V_{adj3} > 1.1V \Rightarrow V_{bat} = 2 * V_{adj3} / cell$
Battery Cell Selection :
CELLS: VREF $\Rightarrow$ 4 Cells;
CELLS: OPEN $\Rightarrow$ 3 Cells;
CELLS: GND $\Rightarrow$ 2 Cells;

VREF = 5.0V
 $f_{osc}(KHz) = 17000 / RT(Kohm)$
Soft start: $t_s(s) = 0.23 * CS(uF)$



Controller

1. Voltage & Current:

VCORE: 18A

2. Frequency:

$T_{on} = 3.85p * R_t(on) * V_{out}/V_{in} - 0.3us$
 $Frequency = V_{out}/(V_{in} * T_{on})$
=500KHZ

3. OCP:

$SetPR28 = 6.34K$
 $I_{ocp} = R_{ocp} * 20 / R_{ds(on)} = 20 * 6.34 / 3.8 = 31.6A$

4. Soft start time:

Soft-Start duration is 1.35ms

5. Inrush Current:

C total = 470UF
I inrush = 0.35A

Power stage

1. I/P Current:

$I_{in} = V_o * I_o / (0.8 * V_{in}) = 2.5A$

2. Ripple Current:

Iripple = 5.66A

3. Dynamic:

Ipeak = 18A
ESR = 9mohm
V = 162mV

4. Inductor Spec:

Isat = 40A
Idc = 25A
DCR = 1.6mohm

5. MOSFET Spec:

L-side MOSFET: RJK0353DPA-00-J0
Rds(on)max = 7.6mOhm (Vgs = 4.5V)
Icont = 35A (T = 25)
Ipeak = 140A (Pause < 10us)

H-side MOSFET: RJK0355DPA-00-J0
WPAK
Rds(ON) = 11.8 mohm (Vgs = 4.5 V)
I cont = 30 A (T = 25)
I peak = 120 A (Pause ≥ 10 us)

FOR MV40

PM_LEVELDOWN#	VID3	VID2	Voltage
0	0	0	/
0	0	1	0.90V
0	1	0	/
0	1	1	/
1	0	0	/
1	0	1	1.00V
1	1	0	/
1	1	1	/

FOR L335

PM_LEVELDOWN#	VID3	VID2	Voltage
0	0	0	1.10V
0	0	1	0.95V
0	1	0	0.90V
0	1	1	0.75V
1	0	0	1.14V
1	0	1	1.00V
1	1	0	0.94V
1	1	1	0.80V

<Variant Name>

D

C

B


A

D


C

B

A




1. Dropout Voltage: 5. EN Voltage:
V = 210mV (Io=300mA) V rising = 2 V
V falling = 0.8
2. Current Limit: 6. Supply Voltage:
I limit= 480mA Vcc=3.3V
3. Continue Current:
I cont= 100mA
4. Pd: Tss = 400us
R thjc =5 C/W C total = 10 uF
Pd =0.4W I inrush= 62.5 mA



Power stage		+3VSUS	Power stage		+5VSUS
1. I/P Current:		I in = Vo*Io/(0.8 * Vin)=1.832A	1. I/P Current:		I in = Vo*Io/(0.8 * Vin)=2.082A
2. Ripple Current:		I rip =1.92A I spec=2.5A Q1 pcs	2. Ripple Current:		I rip =1.482A I spec=2.5A Q1 pcs
3. Dynamic:		I peak=4A ESR / 1 pcs =18 mohm V =72mV	3. Dynamic:		I peak=3A ESR / 1 pcs =18 mohm V =54mV
4. Inductor Spec:		I sat=10 A I dc =5.5 A DCR=37 mohm	4. Inductor Spec:		I sat=10 A I dc =5.5 A DCR=37 mohm
5. MOSFET Spec:		H-side MOSFET: EMB20N03V Rds(ON)= 23 mohm (Vgs=4.5 V) I cont = 8 A (T =25) I peak = 32A (Pause >10 us)	5. MOSFET Spec:		H-side MOSFET: SI7326DN_T1_E3 Rds(ON)= 23 mohm (Vgs=4.5 V) I cont = 8 A (T =25) I peak = 32 A (Pause >10 us)
L-side MOSFET: EMB20N03V		Rds(ON)= 23 mohm (Vgs=4.5 V) I cont = 8 A (T =25) I peak = 32 A (Pause >10 us)	L-side MOSFET: RJK0355DPA-00-J0 WPAK		Rds(ON)= 11.8 mohm (Vgs=4.5 V) I cont = 30 A (T =25) I peak = 120 A (Pause >10 us)

Controller		+3VSUS	Controller		+5VSUS
1. Voltage & Current:		+3VSUS=3.3V@4A	1. Voltage & Current:		+5VSUS=5V@3A
2. Frequency:		fosc=375KHz	2. Frequency:		fosc=300KHz
3. OCP:		Set PR134=402Kohm Iocp=17A	3. OCP:		Set PR133=402Kohm Iocp=17A
4. POR:		V on =4.35-4.5 V V off =3.9-4.25 V	4. POR:		V on =4.35-4.5 V V off =3.9-4.25 V
5. UVP:		V uvp= 70% Vout	5. UVP:		V uvp= 70% Vout
6. OVP:		V ovp=115%Vout	6. OVP:		V ovp=115%Vout
7. Enable Voltage:		V rising = 1V V falling = 0.4	7. Enable Voltage:		V rising = 1V V falling = 0.4
8. Soft start time:		Tss=2ms	8. Soft start time:		Tss=2ms
9. Phase selection:		/X	9. Phase selection:		/X
10. Inrush Current:		C total = 110 uF I inrush= 0.165 A	10. Inrush Current:		C total = 110 uF I inrush= 0.275 A




Power stage


- I/P Current:
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.822A$
- Ripple Current:
 $I_{ripple} = 3.73A$
- Ripple Voltage:
 $I_{peak} = 10.933$
 $ESR = 18m\Omega$
 $V = 197mV$
- Inductor Spec:
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $DCR = 5.5m\Omega$
- MOSFET Spec:
H-side and L-side MOSFET:
 $R_{ds(on)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25$)
 $I_{peak} = 120A$ (Pause < 10us)


Controller

- Voltage & Current:
 $+1.2VSUS: 1.2V \& 10.933A$
- Frequency:
Frequency = 500KHZ
- OCP:
Set $PR81 = 18K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 21.9A$
- Soft start time:
Soft-Star duration is 1.35ms
- Inrush Current:
 $C_{total} = 66\mu F$
 $I_{inrush} = 0.088A$




PM_LEVELDOWN#	Voltage	Status
L	1.15V	Power Saving
H	1.2V	Normal





PM_LEVELDOWN#	Voltage	Status
L	1.4V	Power Saving
H	1.5V	Normal

PM_LEVELDOWN#	Voltage	Status
L	2.35V	Power Saving
H	2.5V	Normal



2.5V @ 0.25A

1. Dropout Voltage:

V = 0.21V (Io = 0.3A)

2. Current Limit:

I limit = 320mA

3. Continue Current:

I cont = 300mA

4. Power Dissipation:

Rthjc = 250 /W
Pd = 0.4W

5. EN Voltage:


V rising = 2V
V falling = 0.8V

6. Supply Voltage:

Vcc = 3V

7. Inrush current:

Tss = 400us
C total = 10uF
I inrush = 0.063A



1. Dropout Voltage:

V = 300 mV (Io=2 A)

2. Current Limit:

I limit= 2.8 A

3. Continue Current:

I cont= 1A

4. Pd:

R thjc =5 C/W
Pd =1.9W

5. EN Voltage:

V rising = 1.4 V
V falling = 0.4 V

6. Supply Voltage:

Vcc=5V




7. Inrush current:

Tss = 4 ms
C total = 20 uF
I inrush= 7.5mA

<Variant Name>


ASUS		Title : +1.5VS & +2.5VS	
ASUSTek Computer INC		Engineer: N/A	
Size	Project Name	Rev	
A3	1201T	2.0	
Date: Thursday, October 15, 2009		Sheet	77 of 79

+3V_P L



<Variant Name>

		Title : Power Latch	
ASUSTek Computer INC.		Engineer: N/A	
Size	Project Name		Rev
A4	1201T		2.0
Date: Thursday, October 15, 2009		Sheet	78 of 79



<Variant Name>

		Title : Power_Charger	
ASUSTek Computer INC.		Engineer: N/A	
Size A3	Project Name 1201T		Rev 2.0
Date: Thursday, October 15, 2009	Sheet	79 of 79	