





1215T BLOCK DIAGRAM




<Variant Name>

ASUS		Title : Block Diagram	
ASUSTek Computer INC		Engineer: N/A	
Size Custom	Project Name 1215T	Rev 1.0	
Date: Tuesday, August 10, 2010		Sheet 1 of 80	





R1.1
1% change to 5%



Change list:
1. CLK 0 and 1 reserved follow AMD Schematic check list.











Table 6. Power Supply/Voltage Regulator Interface Pin Descriptions

Signal Name	Type	Description
PSI_L	O-I/O-S	Power Status Indicator for the VDD Power Supply regulator. This signal may be used by the regulator to improve efficiency when the processor is in low power states.
VDD	S	Core power supply
VDD_SENSE	A	VDD voltage monitor pin
VDDNB	S	Northbridge power supply
VDDNB_SENSE	A	VDDNB voltage monitor pin
VDDIO	S	DDR SDRAM I/O ring power supply
VDDIO_SENSE	A	VDDIO voltage monitor pin
VDDA	S	Filtered PLL Supply Voltage
VDDR_A_VDDR_B	S	VDDR regulator voltage
VDDR_SENSE	A	VDDR voltage monitor pin
VLDT_A_VLDT_B	S	HyperTransport™ I/O ring power supplies
VLDT_SENSE	A	VLDT voltage monitor pin
VSS	S	Ground
VSS_SENSE	A	VSS voltage monitor pin
SVC	O-I/O-S	Serial VID interface clock
SVD	B-I/O-OD	Serial VID interface data





R1.1 change DIMM0 to DIMM1



D

C

B

A

<Variant Name>



Title : DDR2 SO-DIMM1

ASUSTeK COMPUTER INC

Engineer:

Size
Custom

Project Name	1215T
--------------	-------

Rev
1.0

Date: Tuesday, August 10, 2010

Sheet 8 of 80

Signal	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			

[3] HT_CPU_TXD[0..15]

[3] HT_CPU_TXD#[0..15]

[3] HT_CPU_TX_CLK0
[3] HT_CPU_TX_CLK#0
[3] HT_CPU_TX_CLK1
[3] HT_CPU_TX_CLK#1

[3] HT_CPU_TX_CTL0
[3] HT_CPU_TX_CTL#0
[3] HT_CPU_TX_CTL1
[3] HT_CPU_TX_CTL#1

071119
change R1001 value

HT_CPU_TXD0 Y25
HT_CPU_TXD#0 Y24
HT_CPU_TXD1 V22
HT_CPU_TXD#1 V23
HT_CPU_TXD2 V25
HT_CPU_TXD#2 V24
HT_CPU_TXD3 U24
HT_CPU_TXD#3 U25
HT_CPU_TXD4 T25
HT_CPU_TXD#4 T24
HT_CPU_TXD5 P22
HT_CPU_TXD#5 P23
HT_CPU_TXD6 P25
HT_CPU_TXD#6 P24
HT_CPU_TXD7 N24
HT_CPU_TXD#7 N25

HT_CPU_TXD8 AC24
HT_CPU_TXD#8 AC25
HT_CPU_TXD9 AB25
HT_CPU_TXD#9 AB24
HT_CPU_TXD10 AA24
HT_CPU_TXD#10 AA25
HT_CPU_TXD11 Y22
HT_CPU_TXD#11 Y23
HT_CPU_TXD12 W21
HT_CPU_TXD#12 W20
HT_CPU_TXD13 V21
HT_CPU_TXD#13 V20
HT_CPU_TXD14 U20
HT_CPU_TXD#14 U21
HT_CPU_TXD15 U19
HT_CPU_TXD#15 U18

HT_CPU_TX_CLK0 T22
HT_CPU_TX_CLK#0 T23
HT_CPU_TX_CLK1 AB23
HT_CPU_TX_CLK#1 AA22

HT_CPU_TX_CTL0 M22
HT_CPU_TX_CTL#0 M23
HT_CPU_TX_CTL1 R21
HT_CPU_TX_CTL#1 R20

HT_RXCALP C23
HT_RXCALN A24

U1001A

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_RXCAD0P
HT_RXCAD0N
HT_RXCAD1P
HT_RXCAD1N
HT_RXCAD2P
HT_RXCAD2N
HT_RXCAD3P
HT_RXCAD3N
HT_RXCAD4P
HT_RXCAD4N
HT_RXCAD5P
HT_RXCAD5N
HT_RXCAD6P
HT_RXCAD6N
HT_RXCAD7P
HT_RXCAD7N

HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N

HT_RXCLK0P
HT_RXCLK0N
HT_RXCLK1P
HT_RXCLK1N

HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N

HT_TXCALP
HT_TXCALN

HT_CPU_RXD0
HT_CPU_RXD#0
HT_CPU_RXD1
HT_CPU_RXD#1
HT_CPU_RXD2
HT_CPU_RXD#2
HT_CPU_RXD3
HT_CPU_RXD#3
HT_CPU_RXD4
HT_CPU_RXD#4
HT_CPU_RXD5
HT_CPU_RXD#5
HT_CPU_RXD6
HT_CPU_RXD#6
HT_CPU_RXD7
HT_CPU_RXD#7

HT_CPU_RXD8
HT_CPU_RXD#8
HT_CPU_RXD9
HT_CPU_RXD#9
HT_CPU_RXD10
HT_CPU_RXD#10
HT_CPU_RXD11
HT_CPU_RXD#11
HT_CPU_RXD12
HT_CPU_RXD#12
HT_CPU_RXD13
HT_CPU_RXD#13
HT_CPU_RXD14
HT_CPU_RXD#14
HT_CPU_RXD15
HT_CPU_RXD#15

HT_CPU_RX_CLK0
HT_CPU_RX_CLK#0
HT_CPU_RX_CLK1
HT_CPU_RX_CLK#1


HT_CPU_RX_CTL0
HT_CPU_RX_CTL#0
HT_CPU_RX_CTL1
HT_CPU_RX_CTL#1

HT_TXCALP
HT_TXCALN

HT_CPU_RXD[0..15] [3]


HT_CPU_RXD#[0..15] [3]

071119
change R1003 value



080201 R1.1
Change to +1.1V_NB
form NB_VDD_MUX





DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS780:SUS_STAT

STRAP_DEBUG_BUS_PCIE_ENABLE

Enables the Test Debug Bus using PCIE bus:

1 : Disable (Can still be enabled using nbcfg register access)
 0 : Enable


RS780: configurable thru register setting only

RS740/RS780: Enables Side port memory


RS780: HSYNC#

Selects if Memory SIDE PORT is available or not
 1 = Memory Side port Not available
 0 = Memory Side port available



Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]




Check PCIE_RST#




071129



```
R1.1  EMI
R2123 33 ohm change to 39 ohm
C2148 22pf change to 33pf, mount
```




Change the SB Part number to SB710 (A14)



<Variant Name>

Remove R2405, R2406, R2416
R2408, R2418, R2420, R2418 090405

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI MEM BOOT	H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

For SB700 A12 and later version


080204 R1.1

Change the Text Comment







<Variant Name>

ASUS		Title : SB700_STRAP	
ASUSTeK Computer INC		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 24 of 80	

Close to HDMI CON(ESD Protection)



HDMI CON



R1.1 EMI
mount choke,unmount o ohm resistor

<Variant Name>

		Title : HDMI	
ASUSTek COMPUTER INC		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 25 of 80	

<Variant Name>



Title : Bluetooth

ASUSTek Computer INC.

Engineer: *N/A*

Size
A



Project Name	1215T
--------------	-------


Rev
1.0

Date: Tuesday, August 10, 2010

Sheet 27 of 80


5/20, Swap Pin15,16 and 42,43, follow 1215N








follow 1201T

KB_CON1 12G182102402




For Keyboard Connector

← KSI[15:0] [30]
→ KSI[7:0] [30]





For Touch-Pad


[30] TP_CLK
[30] TP_DATA




R1.1



EXPRESS GATE & SHE



WLAN_ON/OFF




FOR RF and EMI

R1.1
DEL PWR1


<Variant Name>

		Title : KB_Touch Pad	
ASUSTek Computer INC.		Engineer: N/A	
Size B	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	31 of 80



For Debug



Resolve auto-boot issue



SPI ROM



<Variant Name>

ASUS		Title : SPI ROM/ Debug	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010	Sheet 32 of 80		



<Variant Name>

**Title :** AR8113/AR8132

ASUSTek Computer INC**Engineer:** N/A

Size	Project Name	Rev
A3	1215T	1.0

Date: Tuesday, August 10, 2010Sheet 33 of 80



<Variant Name>




Title : RJ45

ASUSTek Computer INC.

Engineer: N/A

Size	Project Name	Rev
A3	1215T	1.0

Date: Tuesday, August 10, 2010Sheet 34 of 80



<Variant Name>

		Title : CMOS	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	35 of 80





NOTE
VA6: 02G611005006
VB5: 02G611005015



<Variant Name>

		Title : ALC269	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	36 of 80

5					4					3					2					1				
D																								
C																								
B																								
A																								
										<Variant Name>														
										 Title : MIC_HP_SPK														
										ASUSTek Computer INC. Engineer: N/A														
Size					Project Name															Rev				
A					1215T															1.0				
Date: Tuesday, August 10, 2010										Sheet					37 of 80									
5					4					3					2					1				

		Title : ACC	
ASUSTek Computer INC.		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 38 of 70	





Engineer: N/A

Size

Size

1215T

Date: Tuesday, August 10, 2010

Sheet 40 of 80

Rev

1.0

<Variant Name>

3.5G Module & External Antenna



Title :

ASUSTek Computer INC.

Engineer: *N/A*

Size
Custom







Project Name	
--------------	--



1215T

Rev
1.0





Date: Tuesday, August 10, 2010

Sheet 41 of 80








R1.1 FOR RF, mount this mlcc



Backlight Enable Discharge




LCD 3V Switch



OR23


FAN0_PWM 1 2 00hm FAN_PWM

@




[5,20,28,30,46,54] BUF_PLT_RST#>>
 +3VSO R156 1 2 100kOhm OS# QC
 /X
 Q5718 2N7002
 R157 1 2 0Ohm /X
 >>FORCE_OFF# [5,30]

Pull up +3VS
To EC




Add R5014 for thermal sensor
wrong temp issue. 090406

mount 209/05/25









		Title : USB 3.0_PORT	
ASUSTeK COMPUTER INC. NB4		Engineer: NA	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 52 of 80	


USB2.0 with charge Connector(Optional)



Function Table


S	OEB	FUNCTION
X	H	Switch Disconnected
L	L	NC connected to Com
H	L	NO connected to Com

SATA HDD Connector







USB2.0 Connector








Mode	Adapater Mode	Battery Mode
Battery power is between 100%~40%	Orange ON	Green ON
Battery power is between 40%~10%	Orange Blinking Slowly	Green Blinking Slowly
Battery power is less than 10%	Orange Blinking Quickly	OFF
S3/S5 Mode	Scenario the same as above	




<Variant Name>


ASUS		Title : LED/PWR SWICH	
ASUSTeK COMPUTER INC		Engineer: NA	
Size B	Project Name 1215T	Rev 1.0	
Date: Tuesday, August 10, 2010		Sheet 56 of 80	




Change net name



Change all MOS with ESD part




DC IN



R2.0








BATT_CON_9P





Internal BAT

<Variant Name>

ASUS		Title : PWR Jack	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 60 of 80	






**TYPE A
SCREW HOLE**



**TYPE B
SCREW HOLE**



**TYPE C
SCREW HOLE**




CPU Bracket Hole




1mm E hole




2x2.8mm C hole



2mm B hole





2.5x1mm A hole



2.5x1mm A hole


HOLE



NUT

<Variant Name>

		Title : Screw Hole	
ASUSTek Computer INC.		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 65 of 80	



EMI R1.1



<Variant Name>

		Title : EMI	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 66	of 80

ADD

0518:
add EMI Cap;
add R4806/R4807/Q4804
0520:
addT4601/PR167

DELETE

0520:
DEL PC85 PR107 PR12 PR87

MODIFY

0517:
switch TP button PIN1 to PIN3;PIN2 to PIN4

<Variant Name>



Title : History

ASUSTek Computer INC. Engineer: N/A

Size	Project Name	Rev
B	1215T	1.0

Date: Tuesday, August 10, 2010Sheet 68 of 80



<Variant Name>

**ASUS**[®]


Title : Small borad


ASUSTek Computer INC.

Engineer: N/A

Size	Project Name	Rev
C	1215T	1.0

Date: Tuesday, August 10, 2010**Sheet** 69 **of** 80





Power Info

1. I/P Current:

$$I_{in} = V_o / I_o / (0.9 * V_{in}) = 2.1A$$

2. Ripple Current:

$$I_{ripple} = 1.45A$$

$$I_{spec} = 2.5A$$

3. Frequency:

$$RT = 33KOHM,$$

$$Fosc = 17000 / RT(Kohm) = 515KHz$$

Battery Charging Current :

$$I_{chg} = (V_{adj} - 0.075) / (25 * R_s)$$

Input Adaptor Max. Current Limit :

$$I_{limit_current} = (V_{adj} - 0.075) / (25 * R_s) = 1.90A$$

ACIN Threshold = 1.25V

Adaptor > 13.75V, System Powered by Adaptor

Adaptor < 13.75V, System Powered by Battery

Battery Charging Voltage :

$$\begin{aligned} V_{adj3} : VREF & \Rightarrow V_{bat} = 4.2V / cell \\ 3.9V > V_{adj3} > 2.4V & \Rightarrow V_{bat} = 4.35V / cell \\ V_{adj3} : GND & \Rightarrow V_{bat} = 4.0V / cell \\ 2.2V > V_{adj3} > 1.1V & \Rightarrow V_{bat} = 2 * V_{adj3} / cell \end{aligned}$$





Battery Cell Selection :

$$\begin{aligned} CELLS : VREF & \Rightarrow 4 Cells; \\ CELLS : OPEN & \Rightarrow 3 Cells; \\ CELLS : GND & \Rightarrow 2 Cells; \end{aligned}$$

VREF = 5.0V




$$fosc(KHz) = 17000 / RT (KOHm)$$


$$Soft\ start : t_s(s) = 0.23 * CS (\mu F)$$



<Variant Name>

ASUS		Title : Charger	
Size	Project Name	Engineer:	N/A
Custom	1215T		
Date: Tuesday, August 10, 2010	Sheet	71	of 80






Power stage





- I/P Current:
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.822A$
- Ripple Current:
 $I_{ripple} = 3.73A$
- Ripple Voltage:
 $I_{peak} = 10.933$
 $ESR = 18m\Omega$
 $V = 197mV$
- Inductor Spec:
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $DCR = 5.5m\Omega$
- MOSFET Spec:
H-side and L-side MOSFET:
 $R_{ds(on)} = 3020A$ (T=25)
 $I_{peak} = 120A$ (Pause < 10us)

Controller

- Voltage & Current:
 $+1.2VSUS: 1.2V \& 10.933A$
- Frequency:
Frequency = 500KHZ
- OCP:
Set $PR146 = 5.9K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 20A$
- Soft start time:
Soft-Star duration is 1.35ms
- Inrush Current:
 $C_{total} = 66\mu F$
 $I_{inrush} = 0.088A$



PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	1.05V	Power Saving
H	L	1.10V	Normal
H	H	1.127V	Performance




- Dropout Voltage:
V = 300 mV (Io=2 A)
- Current Limit:
I limit= 2.8 A
- Continue Current:
I cont= 1A
- Pd:
R thjc =5 C/W
Pd =1.9W
- EN Voltage:
V rising = 1.4 V
V falling = 0.4 V
- Supply Voltage:
Vcc=5V
- Inrush current:
Tss = 4 ms
C total = 20 uF
I inrush= 7.5mA


PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	0.85V	Power Saving
H	L	0.9V	Normal
H	H	0.95V	Performance




PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	1.7V	Power Saving
H	L	1.8V	Normal
H	H	1.9V	Performance

- 2.5V @ 0.25A**
- Dropout Voltage:
V = 0.21V (Io =0.3A)
 - Current Limit:
I limit =320mA
 - Continue Current:
I cont = 300mA
 - Power Dissipation:
Rthjc = 250 /W
V rising = 2V
V falling = 0.8V
 - EN Voltage:
Vcc=3V
 - Inrush current:
Tss = 400us
C total = 10uF
I inrush = 0.063A




<Variant Name>






PWR SW






For POWER ON LED




0521:change +5V_USB_IO to +5VSUS_IO

ASUS		Title :PWR_BUTTON_LED	
ASUSTEK COMPUTER INC		Engineer: <i>Anndy_wang</i>	
Size A	Project Name 1215N_IO		Rev 1.3
Date: Tuesday, August 10, 2010		Sheet	82 of 92

R1.7 ALC269-VB2 Issue
PD# is internal pull-up to 5VS_AUDIO & VIH=3.3V
Add R3602 & R3613 of PD# to make sure the PD# is
higher than 3.3V when power up speaker amplifier




For VIA VT1802P
C3627 C3628 Change to 2.2uF/10V (P/N 11G233322536360)






For VIA VT1802P
R3601 Change to 5.1Kohm (P/N 10G212510114030)




EMI 05/26



For VIA VT1802P
Please reserve 11G232022004320 for ACZ_BCLK_AUD at PCH (SB) side



For VIA VT1802P
C3615 Change to 0.1uF (P/N 11G233310432340)
C3608 may improve the audio performance





RealTek recommend change C3615 from 2.2uF to 1uF
New project Please use the 1uF for VREF_CODEC
On going project Please keep 2.2uF for VREF_CODEC
if speaker have not S3 S4 resume issue.




EMI 05/26



For VIA VT1802P
Please reserve 11G232022004320 for ACZ_BCLK_AUD at PCH (SB) side




For VIA VT1802P
C3615 Change to 0.1uF (P/N 11G233310432340)
C3608 may improve the audio performance





RealTek recommend change C3615 from 2.2uF to 1uF
New project Please use the 1uF for VREF_CODEC
On going project Please keep 2.2uF for VREF_CODEC
if speaker have not S3 S4 resume issue.



EMI 05/26



For VIA VT1802P
Please reserve 11G232022004320 for ACZ_BCLK_AUD at PCH (SB) side



For VIA VT1802P
C3615 Change to 0.1uF (P/N 11G233310432340)
C3608 may improve the audio performance






RealTek recommend change C3615 from 2.2uF to 1uF
New project Please use the 1uF for VREF_CODEC
On going project Please keep 2.2uF for VREF_CODEC
if speaker have not S3 S4 resume issue.





EMI 05/26




For VIA VT1802P
Please reserve 11G232022004320 for ACZ_BCLK_AUD at PCH (SB) side














GND_LAN_T 窺わ ヅ：策ン





R1.1 EMI











Dual_layout BOM_table	OPTIONAL CHOICE	Voltage(NEC=1.05V;ASM=1.2V)
NEC (Normal)	/NEC_1.2VS/AS_1.2VS	NEC PR8702 6.2K 10G212620114030 --> 1.048V
NEC(SUS)	/NEC_1.2VSUS	NEC PR8706 6.2K 10G212620114030 --> 1.048V
ASM1042(Normal)	/NEC_1.2VS/AS_1.2VS /AS_1.2VS_ALL NORMAL	Asmedia PR8702 10K 10G212100214030 --> 1.200V
ASM1042(Normal +SUS)	/NEC_1.2VS/AS_1.2VS /NEC_1.2VSUS	Asmedia PR8702 10K 10G212100214030 --> 1.200V Asmedia PR8706 10K 10G212100214030 --> 1.200V

Dual_layout BOM_table	BOM(USB interface)	BOM(PCIe interface)	BOM(XTL interface)	BOM(SPI interface)
ASM only (USB3.0) (USB2.0)	C4045, C4046, C4026, C4027, C4059, C4061, C4062, C4063, C4064, C4065, C4066, C4067, RN4012A, RN4012B	R4038, R4039, R4040, R4041, C4042, C4043	X4002(20MHZ, 07G010012000), @C4036, C4037(22pF, 11G232022004030), C4051, R4032, @C4052	R4053, R4054, R4055, R4056, R4028/ R4029 (4.7K, 10G212472004030), C4003, U4007
NEC only (USB3.0) (USB2.0)	C1328, C1329, C1331, C1332, C1333, C1334, C1335, C1336, C1337, C1338, C1339, C1340, RN4012A, RN4012B	R1318, R1319, R1320, R1321, C1325, C1326	X4002(24MHZ, 11G232027004070), C4036, C4037(12pF, 11G232012004320), @C4051, R1317, @R1315, @R1316	R1324, R1325, R1326, R1327, R4028(8.2K, 10G212822004030), R4029(39.2K, 10G212392214031), C4003, U4007
PCH only (USB2.0)	RN4013A, RN4013B			
ASM+PCH (USB3.0) (USB2.0)	C4045, C4046, C4026, C4027, C4059, C4061, C4062, C4063, C4064, C4065, C4066, C4067, RN4012A, RN4012B, RN4013A, RN4013B	R4038, R4039, R4040, R4041, C4042, C4043		
NEC+PCH (USB3.0) (USB2.0)	C1328, C1329, C1331, C1332, C1333, C1334, C1335, C1336, C1337, C1338, C1339, C1340, RN4012A, RN4012B, RN4013A, RN4013B	R1318, R1319, R1320, R1321, C1325, C1326		

<Variant Name>

Title : N/A

ASUSTeK COMPUTER INC. NB Engineer: Aaron_Lin

Size Custom

Project Name 1215N_IO

Rev 1.0

Date: Tuesday, August 10, 2010 Sheet 92 of 92

1215N_IO

1.3G

2009_1102_1100

01.Block Diagram
02.PWR_BUTTON_LED
03.ALC269-1
04.ALC269-2(I/O)
05.ALC269-3(I/O)
06.DAU_HDD_CON
07.LAN
08.LAN CONN.
09.USB3.0_ASM1042
10.USB_Port
11.Srew Hole
12.EMI

		Title : Block Diagram	
ASUSTek Computer INC.		Engineer: ERICH_LEE	
Size A4	Project Name 1215N_IO		Rev 1.3
Date: Tuesday, August 10, 2010		Sheet	93 of 93