



A3F Block Diagram





6 H_A#16..3] 6
6 H_REQ#[4..0] 6
6 H_A#31..17] 6











YUNAH FSB667			
LFM	TYP	HFM	
VCC	1.14V	1.2V	1.356V
C4	C3	C0	
ICC	0.9A	7.59A	27A


YUNAH FSB667			
Min	TYP	Max	
VCCP	0.997V	1.05V	1.102V
Min	TYP	Max	
ICCP			2.5A




+VCCORE




Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H



Layout Note:
Place termination close to source IC




PREQ#1
0=PCIE# 6/0 Not Controlled
1=PCIE# 6/0 Controlled

PREQ#2
0=PCIE# 8/1 Not Controlled
1=PCIE# 8/1 Controlled

PREQ#3
0=PCIE# 4/2 Not Controlled
1=PCIE# 4/2 Controlled

PREQ#4
0=PCIE# 7/5/3 Not Controlled
1=PCIE# 7/5/3 Controlled



SELPICIE0_LCD#:
0-->pin17, pin18=LCDCLK(96MHz) or
27M/27M_SS

SELLCD_27#/PCICLK_F1:
1-->pin17, pin18=LCDCLK(96MHz)

PCICLK2/REQ_SEL:
1-->pin40, pin41=PREQ1#, PREQ2#

ITP_EN/PCICLK_F0:
1-->CPU_ITP pair

Realtek: Mount R519, Remove R550 R534

Internal Pull-Up Resistor

Internal Pull-Down Resistor

internal pull high

REF1/FSLC/TEST_SEL

REF0

REF0

REF0

REF0

REF0

REF0

REF0

REF0

REF0

REF0

REF0

2 H_D#[0..63]

H_A#[31..3] 2

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB8	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AB11	H_D#_50
H_D#51	AC11	H_D#_51
H_D#52	AB3	H_D#_52
H_D#53	AC2	H_D#_53
H_D#54	AD1	H_D#_54
H_D#55	AD9	H_D#_55
H_D#56	AC1	H_D#_56
H_D#57	AD7	H_D#_57
H_D#58	AC6	H_D#_58
H_D#59	AB5	H_D#_59
H_D#60	AD10	H_D#_60
H_D#61	AD4	H_D#_61
H_D#62	AC8	H_D#_62
H_D#63		H_D#_63

H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING

5 CLK_MCH_BCLK	CLK_MCH_BCLK	AG2
5 CLK_MCH_BCLK#	CLK_MCH_BCLK#	AG1

U600A
CALISTOGA_Q137

HOST

H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	F11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	E9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	H13	H_A#15
H_A#_16	J15	H_A#16
H_A#_17	F14	H_A#17
H_A#_18	D12	H_A#18
H_A#_19	A11	H_A#19
H_A#_20	C11	H_A#20
H_A#_21	A12	H_A#21
H_A#_22	A13	H_A#22
H_A#_23	E13	H_A#23
H_A#_24	G13	H_A#24
H_A#_25	F12	H_A#25
H_A#_26	B12	H_A#26
H_A#_27	C12	H_A#27
H_A#_28	A14	H_A#28
H_A#_29	C14	H_A#29
H_A#_30	D14	H_A#30
H_A#_31		H_A#31

H_ADS#	E8	H_ADS#	2
H_ADSTB#0	B9	H_ADSTB#0	2
H_ADSTB#1	C13	H_ADSTB#1	2
H_VREF	J13	H_VREF	2
H_BNR#	C6	H_BNR#	2
H_BPRI#	E6	H_BPRI#	2
H_BR0#	C7	H_BR0#	2
H_CPUREST#	B7	H_CPUREST#	2
H_DBSY#	A7	H_DBSY#	2
H_DEFER#	C3	H_DEFER#	2
H_DPWR#	J9	H_DPWR#	2
H_DRDY#	H8	H_DRDY#	2
H_DRDY#	K13	H_DRDY#	2


H_DINV#_0	J7	H_DINV#0	2
H_DINV#_1	W8	H_DINV#1	2
H_DINV#_2	U3	H_DINV#2	2
H_DINV#_3	AB10	H_DINV#3	2
H_DSTBN#_0	K4	H_DSTBN#0	2
H_DSTBN#_1	I7	H_DSTBN#1	2
H_DSTBN#_2	Y5	H_DSTBN#2	2
H_DSTBN#_3	AC4	H_DSTBN#3	2
H_DSTBP#_0	K3	H_DSTBP#0	2
H_DSTBP#_1	T6	H_DSTBP#1	2
H_DSTBP#_2	AA5	H_DSTBP#2	2
H_DSTBP#_3	AC5	H_DSTBP#3	2

H_HIT#	D3	H_HIT#	2
H_HITM#	D4	H_HITM#	2
H_LOCK#	B3	H_LOCK#	2



H_HIT#	D3	H_HIT#	2
H_HITM#	D4	H_HITM#	2
H_LOCK#	B3	H_LOCK#	2

H_REQ#_0	D8	H_REQ#0	2
H_REQ#_1	G8	H_REQ#1	2
H_REQ#_2	B8	H_REQ#2	2
H_REQ#_3	E8	H_REQ#3	2
H_REQ#_4	A8	H_REQ#4	2
H_RS#_0	B4	H_RS#0	2
H_RS#_1	E6	H_RS#1	2
H_RS#_2	D6	H_RS#2	2

H_CPUSLP#	E3	H_CPUSLP#	2,17
H_TRDY#	E7	H_TRDY#	2






Layout Note:
0.1uF should be placed 100mils or less from GMCH pin.




Signal voltage level =
0.3125*VCCP
Trace should be 10 mil wide
with 20 mil spacing


		Title : Calistoga MCH (1)	
ASUSTeK COMPUTER INC		Engineer: Ping-Yen Tsai	
Size	Project Name	Rev	
B	A3F	2.0	
Date: Wednesday, January 18, 2006		Sheet 6 of 63	









CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)



CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)



CFG19 : DMI LANE REVERSAL
LOW = NORMAL
 HIGH = LANES REVERSED




CFG11 : Reserved but need to be pull low

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.

CFG All are sampled with respect to the leading edge of the GMCH PWR0K

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




LCD Panel Power


3~3.6V
Full Active: 410 mA(Max. 500 mA)
3~3.6V
S0-S1 M: 410 mA(Max. 500 mA)

SI3865: US\$0.22

1209



LCD LVDS Interface




LCD Backlight Control

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight

EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight


*Inverter Board
built in 14.1W
LCD Panel*







INVERTER Interface

700V rms@5 mA rms
(Min. 3 mA rms)6 mA rms(Max. 6.5 mA rms)




USB4
For
CMOS
Camera






TV OUT



PLACE ESD Diodes near TV port




PLACE ESD Diodes near VGA port



CRT OUT

checklist suggests 47ohm/100MHz



8 M_B_DQ[0..63]
8,16 M_B_A[0..13]

M B A0 102
M B A1 101
M B A2 100
M B A3 99
M B A4 98
M B A5 97
M B A6 94
M B A7 92
M B A8 93
M B A9 91
M B A10 105
M B A11 90
M B A12 89
M B A13 116
M B BS#2 86
M B BS#1 84
M B BS#0 85

8,16 M_B_BS#2

8,16 M_B_BS#0

8,16 M_B_BS#1

7,16 M_CS#2

7,16 M_CS#3

7 M_CLK_DDR3

7 M_CLK_DDR#3

7 M_CLK_DDR2

7 M_CLK_DDR#2

7,16 M_CKE2

7,16 M_CKE3

8,16 M_B_CAS#

8,16 M_B_RAS#

8,16 M_B_WE#

11/14
+3VS
1 R1401 2 r0402
10KOhm

5,15,19,26 SMB_CLK_S
5,15,19,26 SMB_DAT_S

7,16 M_ODT2
7,16 M_ODT3

M ODT2 114
M ODT3 119

M B DM0 10
M B DM1 26
M B DM2 52
M B DM3 67
M B DM4 130
M B DM5 147
M B DM6 170
M B DM7 185

M B DQS0 13
M B DQS1 31
M B DQS2 51
M B DQS3 70
M B DQS4 131
M B DQS5 148
M B DQS6 169
M B DQS7 188
M B DQS#0 11
M B DQS#1 29
M B DQS#2 49
M B DQS#3 68
M B DQS#4 129
M B DQS#5 146
M B DQS#6 167
M B DQS#7 186

8 M_B_DM[0..7]
8 M_B_DQS[0..7]
8 M_B_DQS#0..7

U1400A

DQ0 5
DQ1 7
DQ2 17
DQ3 19
DQ4 4
DQ5 6
DQ6 14
DQ7 16
DQ8 23
DQ9 25
DQ10 35
DQ11 37
DQ12 20
DQ13 22
DQ14 36
DQ15 38
DQ16 43
DQ17 45
DQ18 55
DQ19 57
DQ20 44
DQ21 46
DQ22 56
DQ23 58
DQ24 61
DQ25 63
DQ26 73
DQ27 75
DQ28 62
DQ29 64
DQ30 74
DQ31 76
DQ32 123
DQ33 125
DQ34 135
DQ35 137
DQ36 124
DQ37 126
DQ38 134
DQ39 136
DQ40 141
DQ41 143
DQ42 151
DQ43 153
DQ44 140
DQ45 142
DQ46 152
DQ47 154
DQ48 157
DQ49 159
DQ50 173
DQ51 175
DQ52 158
DQ53 160
DQ54 174
DQ55 176
DQ56 179
DQ57 181
DQ58 189
DQ59 191
DQ60 180
DQ61 182
DQ62 192
DQ63 194

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA

BA0
BA1
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#

Green Part Number: 12-025122006

J1500A

8 M_A_DQ[0..63]

8,16 M_A_A[0..13]

M A A0 102
M A A1 101
M A A2 100
M A A3 99
M A A4 98
M A A5 97
M A A6 94
M A A7 92
M A A8 93
M A A9 91
M A A10 105
M A A11 90
M A A12 89
M A A13 116

M A BS#2

8,16 M_A_BS#2

M A BS#0 107
M A BS#1 106
M CS#0 110
M CS#1 115
M CLK_DDR0 30
M CLK_DDR#0 32
M CLK_DDR1 164
M CLK_DDR#1 166
M CKE0 79
M CKE1 80
M A CAS# 113
M A RAS# 108
M A WE# 109

5,14,19,26 SMB_CLK_S
5,14,19,26 SMB_DAT_S

M ODT0 114
M ODT1 119

7,16 M_ODT0
7,16 M_ODT1

M A DM0 10
M A DM1 26
M A DM2 52
M A DM3 67
M A DM4 130
M A DM5 147
M A DM6 170
M A DM7 185

M A DQS0 13
M A DQS1 31
M A DQS2 51
M A DQS3 70
M A DQS4 131
M A DQS5 148
M A DQS6 169
M A DQS7 188
M A DQS#0 11
M A DQS#1 29
M A DQS#2 49
M A DQS#3 68
M A DQS#4 129
M A DQS#5 146
M A DQS#6 167
M A DQS#7 186

DDR2_DIMM_200P_REV

8 M_A_DM[0..7]

8 M_A_DQS[0..7]

8 M_A_DQS#[0..7]

GMCH=====>SODIMM1=>SODIMM0

DQ0 5
DQ1 7
DQ2 17
DQ3 4
DQ4 6
DQ5 14
DQ6 16
DQ7 23
DQ8 25
DQ9 35
DQ10 37
DQ11 20
DQ12 22
DQ13 36
DQ14 38
DQ15 43
DQ16 45
DQ17 55
DQ18 57
DQ19 44
DQ20 46
DQ21 56
DQ22 58
DQ23 61
DQ24 63
DQ25 73
DQ26 75
DQ27 62
DQ28 64
DQ29 74
DQ30 76
DQ31 123
DQ32 125
DQ33 135
DQ34 137
DQ35 124
DQ36 126
DQ37 134
DQ38 136
DQ39 141
DQ40 143
DQ41 151
DQ42 153
DQ43 140
DQ44 142
DQ45 152
DQ46 154
DQ47 157
DQ48 159
DQ49 173
DQ50 175
DQ51 158
DQ52 160
DQ53 174
DQ54 176
DQ55 179
DQ56 181
DQ57 189
DQ58 191
DQ59 180
DQ60 182
DQ61 192
DQ62 194
DQ63

M A DQ5
M A DQ4
M A DQ2
M A DQ3
M A DQ1
M A DQ0
M A DQ6
M A DQ7
M A DQ13
M A DQ8
M A DQ10
M A DQ11
M A DQ12
M A DQ14
M A DQ15
M A DQ9
M A DQ16
M A DQ21
M A DQ23
M A DQ19
M A DQ20
M A DQ17
M A DQ18
M A DQ22
M A DQ24
M A DQ25
M A DQ26
M A DQ27
M A DQ28
M A DQ29
M A DQ30
M A DQ31
M A DQ36
M A DQ37
M A DQ35
M A DQ34
M A DQ33
M A DQ32
M A DQ45
M A DQ47
M A DQ41
M A DQ42
M A DQ44
M A DQ40
M A DQ43
M A DQ42
M A DQ48
M A DQ49
M A DQ50
M A DQ51
M A DQ53
M A DQ52
M A DQ54
M A DQ55
M A DQ60
M A DQ56
M A DQ63
M A DQ59
M A DQ61
M A DQ57
M A DQ58
M A DQ62

Group0

Group1

Group2



Group3

Group4

Group5

Group6

Group7



Title : DDR2 SO-DIMM(0)






Engineer: Ping-Yen Tsai

Size	Project Name	Rev
A4	A3F	2.0


Date: Wednesday, January 18, 2006 Sheet 15 of 63




+0.9VS

NEED TO SWAP



Layout note:
Place one cap close to every 2 pull-up resistors terminated to +0.9VS





DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.





24 ± 5% series termination resistor
placed within 2" from Intel 82801GBM,
56 ± 5% pull-up resistor has to be
within 2" from the series resistor


ACZ_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPI017# GNT4#/GPI048	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU









GPT016 _DPSRSLPVR		should not be pulled high	PD
GPT025	RSMRST# rising	should not be pulled low	PU
INTVRM	ALWAYS	high: Enable integrated VccSusi_05 VRM	
LINKALERT#		REQUIRE an extenal pull-up R	Need PU
REQ[4:1]#	PWROK rising		
SATALED#		should not be pulled low	Condition PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU


PCI Device

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A
Mini-PCI	AD19	REQ3#/GNT3#	E, F









INTMIC_A:GND_AUDIO

: W/P/X = 12/5/15mils

MIC JACK

to pre AMP

LINE IN JACK

$F(\text{highpass}) = 1/(2 \times 3.14 \times R \times C)$

R=32 Ohm for Headphone, so C=68uF
But in order to reduce component type, use 100uF/6.3V(11-041210721), but 100uF is too big for A3N, so change to 47uF.

Pop noise can be heard via headphone when system boot, restart and resume from S3. Add OP_SD# to control the turn-on timing.


21 MUTE_POP_AZGPI#

11/29

But when system resume from S3, pop noise is behind OP_SD# pull high. Add a delay circuit to prevent it.

HEADPHONE & S/PDIF


SPEAKER CONN.





ISA ROM

PLCC32 Socket PN:
12G04300032F


SST-PLCC32 4Mbits Flash ROM
PN:05-001004100(+3.3V)



Super I/O




W=35mil





W=20mil


COM PORT



MINI PCIEX CONNECTOR




BLUETOOTH CONNECTOR





Signal direction-
CLK: BT -> WLAN;
DATA: WLAN -> BT

BT_ON 3.3V at
GPIO38

BT Module has no leakage, so
discard PMOS block circuits









EC Hardware Strap

Strap value sampled after
VSTBY power up reset



BADDR[1:0]

No pull up:


Ext 10K up on BADDR0:

Ext 10K up on BADDR1:

The register pair to access PNPCFG is 002Eh and 002Fh.

The register pair to access PNPCFG is 004Eh and 004Fh.


The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.



SHBM

No pull up: Disable shared memory with host BIOS

Ext 10K up: Enable shared memory with host BIOS




PPEN

No pull up: Normal


Ext 10K up: KBS interface pins are switched to parallel port interface for in-system programming.

EC ADC

Battery



Adaptor




Title : EC IT8510TE(2/2)


ASUSTek COMPUTER INC


Engineer: Ping-Yen Tsai

Size A4	Project Name A3F	Rev 2.0
Date: Wednesday, January 18, 2006	Sheet 29 of 63	





UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD







1. Close to R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend, maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm








Layout : SHIELD GND









LAN PORT



MDC Conn












Title : MINIPCI (802.11)



ASUSTeK COMPUTER INC

Engineer: Ping-Yen Tsai

Size A4	Project Name A3E	Rev 2.0
Date: Wednesday, January 18, 2006		Sheet 38 of 63




DC Power Jack













*Isolate card bus control and slot signal
when debug card plug in*











PCMCIA DEBUG PORT




A



B



For EMI



ASUS		Title : SCREW HOLE	
ASUSTeK COMPUTER INC		Engineer: Ping-Yen Tsai	
Size A4	Project Name A3F		Rev 2.0
Date: Wednesday, January 18, 2006		Sheet	42 of 63

R1.1


- 11/14** 1. Change resistor number from R1 to R1401
2. Change R1704 value from 10K to 330K
3. Add U2202 C D E F
4. Change C2511 value from 0.1uF to 0.047uF(11G232147316360)
5. Change C2510, C2514 and C2515 value from 0.1uF to 0.33uF(11G232333436030)
- 11/29** 1. Remove R409
2. USB port (J3500) power control on shutdown of AC mode
3. Change U2202 power source form "+3VS" to "+3V" to solve pop noise
4. Add D2202 1N 4148W P/N 07G001001612 to solve pop noise when power off
5. Remove R2201 and mount R2203 to change Gain Setting
- 12/1** 1. Change component D2103 DAP202K to 1N4148W P/N 07G001001612
2. Add Components 10K Ohm & 1N4148W P/N 07G001001612 and connect U2100 pin 30
3. Change J1500, U900, U2502, U3400, H4225, H4226, H4228, H4229, H4230, H4223, H4231, Q4400 to green part
- 12/2** 1. Change Thermal Sensor to S0-8 MAX6657
2. USB4-->Camera, USB6-->PB
- 12/5** 1.Change material CE1200, F3500, F3501, F3502
2. Add EC new function-->THRO_CPU
3. Change X3100, C3118, C3119 J3401 part number
- 12/7** 1.Change J2500 footprint
- 12/9** 1.Change R1202 value


R2.0



- 1/2** 1. BOM Add R1943, Remove R1919
2. BOM Add D2105, R2125
3. BOM Add C2223
4. BOM Add R3505, Q3505, U3500
5. Schematics Add R3503, R3504 but don't mount
6. Schematics Add R4418~R4424 but don't mount
- 1/4** 1. change R3709, R3712 & R3713 value
- 1/6** 1. Add Power schematics & GPI035 (Add R1944, R1945)


- 1/9** 1. Remove JP3500, Add R3506, R3507
- 1/10** 1. Add R415, BOM remove R408 Q403
- 1/11** 1. Change C404 to 0.47uF
2. Change DJ JACK part number

		Title : HISTORY	
ASUSTeK COMPUTER INC		Engineer: <i>Ping-Yen Tsai</i>	
Size Custom	Project Name A3F		Rev 2.0
Date: Wednesday, January 18, 2006		Sheet	43 of 63











The schematic diagram illustrates the +3VAO power supply circuit. It features a +3V input connected to a TPC28T T5406 connector. This input is also connected to a JP5400 jumper, which is linked to a TPC28T T5407 connector. The output of this section is +3V. A Vref = 1.23V label is present. The main power regulation is handled by a U5401 MIC5236YM voltage regulator. The regulator's input is connected to AC_BAT_SYS. Its output is connected to a TPC28T T5400 connector, which provides the +3VAO output. The output current is specified as IOUT = 40 ~ 60mA. The regulator is stabilized with a C5405 1uF/25V capacitor at its input and a C5404 10uF/6.3V capacitor at its output. Two resistors, R5404 (16.9KOhm) and R5405 (10KOhm), are connected between the regulator's output and the +3VAO output. The circuit is grounded at GND.

[illegible]

R1.0


Item	Before	After	Reason	Owner	Date

R1.1

Item	Before	After	Reason	Owner	Date




R2.0


Item	Before	After	Reason	Owner	Date




		Title : <i>N/A</i>	
ASUSTek COMPUTER INC		Engineer: <i>Eve Kuo</i>	
Size	Project Name		Rev
C	A3F		2.0
Date: <i>Wednesday, January 18, 2006</i>		Sheet	56 of 63

POWER PATH & BAT_LEARN






BATTERY IN DETECT




ADAPTER IN DETECT


05/11/07




+5VLCM, +5VCHG & +2.5VREF



BATTERY A/D_SD# (OVP)





POWER GOOD DETECTOR






- TPC28T T6003 VRM_PWRGD
- TPC28T T6004 DDR_PWRGD
- TPC28T T6005 3V_5V_PWRGD
- TPC28T T6006 1.05V_1.5V_PWRGD

SUSC#_PWR POWER



SUSB#_PWR POWER







FOR POWER TEST

