


A3H CONTEXT

01_BLOCK DIAGRAM
02_REVISION LIST
03_DOYHAN CPU(1)
04_DOTHAN CPU(2)
05_THERMAL SENSOR, FAN
06_ALVISO GMCH(1)
07_ALVISO PCIE(2)
08_ALVISO DDR SLOT(3)
09_ALVISO POWER(4)
10_ALVISO GND(5)
11_GMCH STRAPPING/LVDS TRANS
12_ICH6M_SATA, LPC, IDE(1)
13_ICH6M_USB, PCI/E, PMIO(2)
14_ICH6M_PWR, GND(3)
15_CRT&TV OUT CONN
16_LVDS&INVERTER(CAMERA, WLAN)
17_DDR2_SODIMM_0
18_DDR2_SODIMM_1
19_DDR2_ADDRESS TERMINATION
20_CLOCK GEN ICS954213
21_IT8510E
22_FWH, SIO, SIR
23_AZALIA ALC880
24_AMPLIFIER 2 CHANNEL
25_MIC, LINE-IN JACK
26_MINI-PCI
27_LAN RTL8100CL
28_RJ11/45, MDC, PRN
29_PCI CARDBUS R5C841
30_PCI PCMCIA SOCKET A
31_PCI IEEE1394A, 3IN1 CON
32_HDD CONNECTOR
33_Q/SW, CD-ROM CONNECTOR
34_USB CONNECTOR
35_DJ BOARD/SW/TP
36_STARTUP CIRCUIT(1)
37_STARTUP CIRCUIT(2)
38_VCORE
39_SYSTEM(3V, 5V)
40_2.5V, 1.5V, 1.8V, 1.05V
41_VCCA, DDR2(0.9V)
42_PIC/BAT CONN/PWOK/THERM PT
43_CHARGE
44_BATLOW/SD#
45_LOAD SWITCH
46_POWER ON SEQUENCE
47_POWER FLOW CHART
48_SYSTEM RESOURCE
49_POWER FLOW DIAGRAM
50_HISTORY



REVISION LIST

POWER INTERFACE

SIGNALS	TYPE	POWER
PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
VRON	O	+3.3V
PM_DPRSPLVR	O	+3.3V
CPU_STP#	O	+3.3V
RST_BTN#	O	+3.3V
CLK_EN#	I	+3.3V
DELAY_VR_PWRGD	I	+3.3V
OTP_RESET#	I	+3.3V
SHUT_DOWN#	I	+3.3V
BAT_LEARN	I	+3.3V
BAT_LLOW#_OC	I	+3.3V
BAT_IN#_OC	I	+3.3V
CHG_EN#	I	+3.3V
CHG_FULL_OC	I	+3.3V
CHG_LED_UP	I	+3.3V
SMCLK_BAT1	IO	+3.3V
SMDATA_BAT1	IO	+3.3V
SUSB#	O	+3.3V
SUSC#	O	+3.3V
1.8V_PWRGD	I	+3.3V
1.5VS_PWRGD	I	+3.3V
VSUS_ON	O	+3.3V
ACIN_OC	I	+3.3V
ACIN#	I	AC_BAT_SYS
+3VA	PWR	+3.3V
+5VA	PWR	+5V
+5VLCM	PWR	+5VLCM
A/D_DOCK_IN	PWR	DC
AC_BAT_SYS	PWR	DC

POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	0.7 - 1.77V	27A
+VCCP	1.05 - 1.2V	3.95A
+VCC_GMCH	1.05V	4.12A
+0.9VS	1.25V	0.85A
+1.5VS	1.5V	4.33A
+1.5V	1.5V	300 mA
+1.5VSUS	1.5V	270 mA
+1.8V	1.8V	6.68A
+2.5VS	2.5V	0.3 A
+3VS	3.3V	1.732A
+3V	3.3V	1.515A
+3VSUS	3.3V	540 mA
+5VS	5V	4.1A
+5V	5V	0.5A
+5VSUS	5V	0.5A
+12V	12V	0.25A
+12VS	12V	0.25A

IMPEDENCE

Single-Ended

27.4 OHM WIDTH
TOP/BOT 18 mils

37.5 OHM WIDTH
TOP/BOT 11 mils
IN1/IN2 9.5 mils

42 OHM WIDTH
TOP/BOT 9 mils
IN1/IN2 7.5 mils

50 OHM WIDTH
TOP/BOT 6 mils
IN1/IN2 5 mils

55 OHM WIDTH
TOP/BOT 5.5 mils
IN1/IN2 4.5 mils

75 OHM WIDTH
TOP/BOT 4 mils
IN1/IN3 3.5 mils

Differential

70 OHM WIDTH/SPACE
TOP/BOT 9 mils/ 4 mils
IN1/IN2 7.5 mils/ 4 mils

85 OHM WIDTH/SPACE
TOP/BOT 5.5 mils/ 4 mils
IN1/IN2 4.5 mils/ 4 mils

90 OHM WIDTH/SPACE
TOP/BOT 5.5 mils/ 5 mils
IN1/IN2 4.5 mils/ 5 mils

100 OHM WIDTH/SPACE
TOP/BOT 6 mils/ 11 mils
IN1/IN2 5 mils/ 12 mils

110 OHM WIDTH/SPACE
TOP/BOT 5 mils/ 13 mils
IN1/IN2 4 mils/ 12 mils

PCI INTERFACE

PCI_REQ#

MINIPCI PCI_REQ#3
10/100 PCI_REQ#2
CB&1394 PCI_REQ#1

IDSEL

MINIPCI PCI_AD19
10/100 PCI_AD16
CB&1394 PCI_AD17

PCB STACK-UP

PCB THICKNESS: 1.6 mm

- L1 TOP
- L2 GND
- L3 IN1
- L4 IN2
- L5 GND
- L6 BOT

PAGE 38

SIGNAL	IN:	VR_VID[0..5] PM_DPRSPLVR STP_CPU# PM_PSI# CPU_VRON MCH_OK
	OUT:	DELAY_VR_PWRGD CLK_PWR_GD#
POWER	IN:	AC_BAT_SYS +5V0 +3V0
	OUT:	+VCORE

PAGE 39

SIGNAL	IN:	SUSC#_PWR VSUS_ON
POWER	IN:	AC_BAT_SYS
	OUT:	+12V0 +3V0 +5V0

PAGE 40

SIGNAL	IN:	SUSB#_PWR SUSC#_PWR CPU_VRON
POWER	IN:	AC_BAT_SYS +5V0
	OUT:	+1.8V +1.5VS +2.5VS +VCC_GMCH_CORE +5VALWAYS +3VALWAYS +VCCP

PAGE 41

SIGNAL	IN:	SUSB#_PWR
POWER	IN:	+3V +1.8V
	OUT:	+0.9VS

ASUS

ASUSTeK COMPUTER INC

Size Custom


Project Name A3H

Date: Tuesday, August 09, 2005



Title : REVISION LIST


Engineer: Howard Tu

Rev 2.0



COMP1, COMP3 should be routed as Zo=55ohm
traces shorter than 0.5"





Fan Speed Control

CPU FAN

KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

P/N change to 06-010112010 for cost down

U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.

Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS

Avoid BPSB,Power

CPU VCORE Decoupling Capacitor

Mid Frequency Decoupling (Place around Processor)


High Frequency Decoupling (Place underneath Processor) using 10uF/6.3V X5R

+VCORE Bulk Decoupling

Four 200 uF are located in IMVP4

Close to Pin A18 & B18 of CPU

Pin 13	Pin 14	SMB Addr
1	X	5C **
0	1	5A
0	0	58









In OrCAD circuit,ALVISO PM P/N :02-010002600
But we have to use ALVISO GM P/N : 02-010002610 in BOM list

ALVISO_BGA1257

Dothan A : R282
NO STUFF

Near Alviso 0.5" → ← Near CRT Bead 0.5"



Layout Note:
Route as short
as possible.

18 M_A_DQ[0..63]

U36B

M A DQ0 AG35
 M A DQ1 AH35
 M A DQ2 AL35
 M A DQ3 AL37
 M A DQ4 AH36
 M A DQ5 AJ35
 M A DQ6 AK37
 M A DQ7 AL34
 M A DQ8 AM36
 M A DQ9 AN35
 M A DQ10 AP32
 M A DQ11 AM31
 M A DQ12 AM34
 M A DQ13 AM35
 M A DQ14 AL32
 M A DQ15 AM32
 M A DQ16 AN31
 M A DQ17 AP31
 M A DQ18 AN28
 M A DQ19 AP28
 M A DQ20 AL30
 M A DQ21 AM30
 M A DQ22 AM28
 M A DQ23 AL28
 M A DQ24 AP27
 M A DQ25 AM27
 M A DQ26 AM23
 M A DQ27 AM22
 M A DQ28 AL23
 M A DQ29 AM24
 M A DQ30 AN22
 M A DQ31 AP22
 M A DQ32 AM9
 M A DQ33 AL9
 M A DQ34 AL6
 M A DQ35 AP7
 M A DQ36 AP11
 M A DQ37 AP10
 M A DQ38 AL7
 M A DQ39 AM7
 M A DQ40 AN5
 M A DQ41 AN6
 M A DQ42 AN3
 M A DQ43 AP3
 M A DQ44 AP6
 M A DQ45 AM6
 M A DQ46 AL4
 M A DQ47 AM3
 M A DQ48 AK2
 M A DQ49 AK3
 M A DQ50 AG2
 M A DQ51 AG1
 M A DQ52 AL3
 M A DQ53 AM2
 M A DQ54 AH3
 M A DQ55 AG3
 M A DQ56 AF3
 M A DQ57 AE3
 M A DQ58 AD6
 M A DQ59 AC4
 M A DQ60 AF2
 M A DQ61 AE1
 M A DQ62 AD4
 M A DQ63 AD5

DDR SYSTEM MEMORY A

SADQ0
 SADQ1
 SADQ2
 SADQ3
 SADQ4
 SADQ5
 SADQ6
 SADQ7
 SADQ8
 SADQ9
 SADQ10
 SADQ11
 SADQ12
 SADQ13
 SADQ14
 SADQ15
 SADQ16
 SADQ17
 SADQ18
 SADQ19
 SADQ20
 SADQ21
 SADQ22
 SADQ23
 SADQ24
 SADQ25
 SADQ26
 SADQ27
 SADQ28
 SADQ29
 SADQ30
 SADQ31
 SADQ32
 SADQ33
 SADQ34
 SADQ35
 SADQ36
 SADQ37
 SADQ38
 SADQ39
 SADQ40
 SADQ41
 SADQ42
 SADQ43
 SADQ44
 SADQ45
 SADQ46
 SADQ47
 SADQ48
 SADQ49
 SADQ50
 SADQ51
 SADQ52
 SADQ53
 SADQ54
 SADQ55
 SADQ56
 SADQ57
 SADQ58
 SADQ59
 SADQ60
 SADQ61
 SADQ62
 SADQ63

SA_BS0#
 SA_BS1#
 SA_BS2#
 SA_DM0
 SA_DM1
 SA_DM2
 SA_DM3
 SA_DM4
 SA_DM5
 SA_DM6
 SA_DM7
 SA_DQS0
 SA_DQS1
 SA_DQS2
 SA_DQS3
 SA_DQS4
 SA_DQS5
 SA_DQS6
 SA_DQS7
 SA_DQS0#
 SA_DQS1#
 SA_DQS2#
 SA_DQS3#
 SA_DQS4#
 SA_DQS5#
 SA_DQS6#
 SA_DQS7#
 SA_MA0
 SA_MA1
 SA_MA2
 SA_MA3
 SA_MA4
 SA_MA5
 SA_MA6
 SA_MA7
 SA_MA8
 SA_MA9
 SA_MA10
 SA_MA11
 SA_MA12
 SA_MA13
 SA_CAS#
 SA_RAS#
 SA_RCVENIN#
 SA_RCVENOUT#
 SA_WE#

AK15
 AK16
 AL21
 AJ37 M A DM0
 AP35 M A DM1
 AP29 M A DM2
 AP24 M A DM3
 AP9 M A DM4
 AP4 M A DM5
 AJ2 M A DM6
 AD3 M A DM7
 AK36 M A DQS0
 AP33 M A DQS1
 AN29 M A DQS2
 AP23 M A DQS3
 AM8 M A DQS4
 AM4 M A DQS5
 AJ1 M A DQS6
 AE5 M A DQS7
 AK35 M A DQS#0
 AP34 M A DQS#1
 AN30 M A DQS#2
 AN23 M A DQS#3
 AN8 M A DQS#4
 AM5 M A DQS#5
 AH1 M A DQS#6
 AE4 M A DQS#7
 AL17 M A A0
 AP17 M A A1
 AP18 M A A2
 AM17 M A A3
 AN18 M A A4
 AM18 M A A5
 AL19 M A A6
 AP20 M A A7
 AM19 M A A8
 AL20 M A A9
 AM16 M A A10
 AN20 M A A11
 AM20 M A A12
 AM15 M A A13
 AN15
 AP16
 AE29 TPC281
 AE28 TPC281
 AP15

M_A_BS#0 18,19
 M_A_BS#1 18,19
 M_A_BS#2 18,19
 M_A_DM[0..7] 18
 M_A_DQS[0..7] 18
 M_A_DQS# [0..7] 18
 M_A_A[0..13] 18,19
 M_A_CAS# 18,19
 M_A_RAS# 18,19
 M_A_WE# 18,19

ALVISO_BGA1257

17 M_B_DQ[0..63]

U36C

M B DQ0 AE31
 M B DQ1 AE32
 M B DQ2 AG32
 M B DQ3 AG36
 M B DQ4 AE34
 M B DQ5 AE31
 M B DQ6 AF30
 M B DQ8 AH33
 M B DQ9 AH32
 M B DQ10 AK31
 M B DQ11 AG30
 M B DQ12 AG34
 M B DQ13 AG33
 M B DQ14 AH31
 M B DQ15 AJ31
 M B DQ16 AK30
 M B DQ17 AJ30
 M B DQ18 AH28
 M B DQ19 AK29
 M B DQ20 AK30
 M B DQ21 AH30
 M B DQ22 AH27
 M B DQ23 AG28
 M B DQ24 AE24
 M B DQ25 AG23
 M B DQ26 AJ22
 M B DQ27 AK22
 M B DQ28 AH24
 M B DQ29 AH23
 M B DQ30 AG22
 M B DQ31 AJ21
 M B DQ32 AG9
 M B DQ33 AG8
 M B DQ34 AG8
 M B DQ35 AH8
 M B DQ36 AH11
 M B DQ37 AH10
 M B DQ38 AJ9
 M B DQ39 AK9
 M B DQ40 AJ7
 M B DQ41 AK6
 M B DQ42 AJ4
 M B DQ43 AH5
 M B DQ44 AK8
 M B DQ45 AJ8
 M B DQ46 AJ5
 M B DQ47 AK4
 M B DQ48 AG5
 M B DQ49 AG4
 M B DQ50 AD8
 M B DQ51 AD9
 M B DQ52 AB6
 M B DQ53 AG6
 M B DQ54 AE8
 M B DQ55 AD7
 M B DQ56 AC5
 M B DQ57 AB8
 M B DQ58 AB6
 M B DQ59 AA8
 M B DQ60 AC8
 M B DQ61 AC7
 M B DQ62 AA4
 M B DQ63 AA5

DDR SYSTEM MEMORY B

SBDQ0
 SBDQ1
 SBDQ2
 SBDQ3
 SBDQ4
 SBDQ5
 SBDQ6
 SBDQ7
 SBDQ8
 SBDQ9
 SBDQ10
 SBDQ11
 SBDQ12
 SBDQ13
 SBDQ14
 SBDQ15
 SBDQ16
 SBDQ17
 SBDQ18
 SBDQ19
 SBDQ20
 SBDQ21
 SBDQ22
 SBDQ23
 SBDQ24
 SBDQ25
 SBDQ26
 SBDQ27
 SBDQ28
 SBDQ29
 SBDQ30
 SBDQ31
 SBDQ32
 SBDQ33
 SBDQ34
 SBDQ35
 SBDQ36
 SBDQ37
 SBDQ38
 SBDQ39
 SBDQ40
 SBDQ41
 SBDQ42
 SBDQ43
 SBDQ44
 SBDQ45
 SBDQ46
 SBDQ47
 SBDQ48
 SBDQ49
 SBDQ50
 SBDQ51
 SBDQ52
 SBDQ53
 SBDQ54
 SBDQ55
 SBDQ56
 SBDQ57
 SBDQ58
 SBDQ59
 SBDQ60
 SBDQ61
 SBDQ62
 SBDQ63

SB_BS0#
 SB_BS1#
 SB_BS2#
 SB_DM0
 SB_DM1
 SB_DM2
 SB_DM3
 SB_DM4
 SB_DM5
 SB_DM6
 SB_DM7
 SB_DQS0
 SB_DQS1
 SB_DQS2
 SB_DQS3
 SB_DQS4
 SB_DQS5
 SB_DQS6
 SB_DQS7
 SB_DQS0#
 SB_DQS1#
 SB_DQS2#
 SB_DQS3#
 SB_DQS4#
 SB_DQS5#
 SB_DQS6#
 SB_DQS7#
 SB_MA0
 SB_MA1
 SB_MA2
 SB_MA3
 SB_MA4
 SB_MA5
 SB_MA6
 SB_MA7
 SB_MA8
 SB_MA9
 SB_MA10
 SB_MA11
 SB_MA12
 SB_MA13
 SB_CAS#
 SB_RAS#
 SB_RCVENIN#
 SB_RCVENOUT#
 SB_WE#

AJ15
 AG17
 AG21
 AF32 M B DM0
 AK34 M B DM1
 AK27 M B DM2
 AK24 M B DM3
 SB DM3
 AJ10 M B DM4
 AK5 M B DM5
 AE7 M B DM6
 AB7 M B DM7
 AF34 M B DQS0
 AK32 M B DQS1
 AJ28 M B DQS2
 AK23 M B DQS3
 AM10 M B DQS4
 AH6 M B DQS5
 AE8 M B DQS6
 AB4 M B DQS7
 AF35 M B DQS#0
 AK33 M B DQS#1
 AK28 M B DQS#2
 AJ23 M B DQS#3
 AL10 M B DQS#4
 AH7 M B DQS#5
 AE7 M B DQS#6
 AB5 M B DQS#7
 AH17 M B A0
 AK17 M B A1
 AH18 M B A2
 AJ18 M B A3
 AK18 M B A4
 AJ19 M B A5
 AK19 M B A6
 AH19 M B A7
 AJ20 M B A8
 AH20 M B A9
 AJ16 M B A10
 AG18 M B A11
 AG20 M B A12
 AG15 M B A13
 AH14
 AK14
 AF15 TPC281
 AF14 TPC281
 AH16

ALVISO_BGA1257



Title : Alviso GMCH (3)

ASUSTek COMPUTER INC

Engineer: Howard Tu

Size

Project Name

Custom

A3H

Rev

2.0

Date: Tuesday, August 09, 2005

Sheet 8 of 53

Layout Note: Vssa_CRTDAC
Route caps within 250mil of
Alviso. Route FB within 3" of
Alviso.

Route Vssa_CRTDAC GND
from GMCH to decoupling
cap ground lead and then
connect to the gnd plane

	Min	Typ	Max
VCC	1V	1.05V	1.1V
ICC			3.7A

3.3V
3.135V/3.3V/3.465V
/0.12A


Route VssaATVGB GND
from GMCH to decoupling
cap ground lead and then
connect to the gnd plane

POWER

Note: All VCCSM pins
shorted internally.

Note: All VCCSM pins
shorted internally.

DDR2-1.8V(2 S10t)
1.7V/1.8V/1.9V
/2.4A





CFG[2:0] are HVC MOS (+2.5VS)
 CFG[17..3] have internal pullup resistors. /AGTL+(VCCP)/
 CFG[19..18] have internal pulldown resistors. /HVC MOS(+2.5VS)/
 SDVOCRTL_DATA has internal pulldown resistors.

SDVOCRTL_DATA :
 LOW = No SDVO device present (Default)


CFG5 : LOW = DMI X 2
 HIGH = DMI X 4 (Default)

CFG6 : LOW = DDR2 SDRAM
 HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
 HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER Saving

LOW = PCI-X POWER Saving
 HIGH (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
 HIGH = Dynamic ODT Enabled (Default)





CFG18 : VCC SELECT

LOW = 1.05V (Default)
 HIGH = 1.5V




CFG19 : VTT SELECT


LOW = 1.05V (Default)
 HIGH = 1.2V





Backlight Control




Backlight Enable





I2C SSC



I2C EDID











Place 0.01uF within 100mils of ICH
near pin AA19



Place 4X0.1uF Distribute near pin ICH6
Package edge

Place 0.1uF near AG10
Place 0.1uF near E26, E27
Place 0.1uF near AG13, AG16
Place 0.1uF near A2-A6, D1-H1








PLACE ESD Diodes near VGA port



PLACE ESD Diodes near TV port

Note: CRT_Red, CRT Green, CRT Blue are ground reference.




Rev. 1.1
SMT issue
Change type from
P/N 12-10110015L to
P/N 12-101102154


LCD Backlight Control

LCD LVDS Interface



LCD Power



Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"



INVERTER Interface




BIOS
ADJ_BL: KBC
output D/A
signal (adjust
voltage level)
to adjust Back
light.

BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.


A3H/A3A don't use
USB PORT 5 for WLAN

700Vrms@5 mArms
(Min. 3 mArms)6 mArms(Max. 6.5 mArms)


For crosstalk




Change to PN:12-02512200B




Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these High-Freq decoupling Caps near the GMCM




For crosstalk




Change to PN:12-02512200A




SO-DIMM 1 is placed father from the GMCH than SO-DIMM 0





Layout Note: Place these Caps near SO DIMM 1








Layout Note: Place these Caps near SO DIMM 1







Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS





Bit	Bit	Bit	CPU	SR	SATA	PCI
FSLC	FSLB	FSLA	MHz	MHz	MHz	MHz
0	0	0	200.00	100.00	100.00	33.33
0	0	1	133.33	100.00	100.00	33.33
0	1	0	200.00	100.00	100.00	33.33
0	1	1	133.33	100.00	100.00	33.33
1	0	0	333.33	100.00	100.00	33.33
1	0	1	133.33	100.00	100.00	33.33
1	1	0	400.00	100.00	100.00	33.33
1	1	1	400.00	100.00	100.00	33.33




R441 10K pull up to +3VS for CPUCLK2_ITP
R442 10K pull down to GND for SRC5





Super I/O










Keep From Leakage Current









INTMIC_A:GND_AUDIO : W/P/X = 12/5/15mils



LAN PORT



COM PORT




SWAP


PRINT PORT


MDC

P/N : 12-270101201
Rev 1.2




For MDC module





PCMCIA






1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend , maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm

Hardware Strap Pin		
BADDR0/FA2	BADDR1/FA3	PORT
0	0	2E/2F
0	1	SWCBARR/SWCBALR
1	0	4E/4F
1	1	RESERVED






FA4	0	FLASH TRI-STATE DISABLE
	1	FLASH TRI-STATE ENABLE

FA5	0	SHARE HOST BIOS MEMORY DISABLE
	1	SHARE HOST BIOS MEMORY ENABLE









HD_CSEL : Pull-Down, HDD as Master





0119








stamp hole



Holes for ALVISO have to mount



USB




Power4 Gear




E-Mail

Internet

Touchpad Disable


Power Switch










74HC74 TRUTH TABLE Rev 1.2


PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'



System Power Sequence
 +VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/L5VSUS ->
 RSMRST# -> SUSC# -> SUSB# -> VCCLAN -> LANPWROK
 -> V5REF -> PWROK -> GMCH -> VCCP -> VCORE
 SUSSTAT# -> PCIRST#
 CPU : +VCORE, +VCCP, +1.05VS
 NB : +1.05VS, +1.5VS, +2.5V, +VCCP
 SB : +1.5VSUS, +3.3VSUS, +VCCP, +1.5VS, +3.3VS
 DDR : +1.8V, +0.9VS
 M24 : +3.3VS, +2.5VS, +1.5VS, +1.8VS, AC_BAT_SYS












For Duthon ,CPU_BSEL0 = LOW ,FSB=533MHZ ,VCCA0=1.5V ,VCCA123=0V
 For celeron ,CPU_BSEL0 = HIGH ,FSB=400MHZ ,VCCA0=1.8V ,VCCA123=1.8V


SIGNAL IN: SUSB#_PWR
 CPU_VRON

POWER IN: +3VALWAYS
 +3V
 +1.8V
 +VCC_GMCH_CORE



OUT: +0.9VS
 +1.5VSUS
 +VCCP









BATTERY SHUT_DOWN




OVP VOLT:
17.146V





SHUTDOWN VOLT:
11.6V












Ref: 1.24V
 ON: EN>2V (A/D_DOCK_IN:17V)
 OFF: EN<0.6V(A/D_DOCK_IN:5.1V)








PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD16	2	E
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D
MINIPCI (802.11a/b/g)	AD19	3	G,H

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

0221

ICH6-M GPIO	A5V	Note	Volt
GPI 0			+3VS
GPI 1			+3VS
GPI 2			+3VS
GPI 3			+3VS
GPI 4			+3VS
GPI 5			
GPI 7			+3VS
GPI 8	EXTSM1#		+3VSUS
GPI 11	LID_ICH#		+3VSUS
GPI 12	KB_SCI#		+3VSUS
GPI 13	SIO_SMI#		+3VSUS
GPI 14			+3VSUS
GPI 15			+3VSUS
GPO 16			
GPO 17			
GPO 19	PWRLED_1HZ		+3VS
GPO 21	BACK_OFF#		+3VS
GPO 23	FWH_WP#		+3VS
GPO 24	802_LED_EN#		+3VSUS
GPI 26	SATA_DET#0	Unused pull-up to Vcc3_3	+3VS
GPI 27			+3VSUS
GPI 28			+3VSUS
GPI 29	PCB_ID2	Default : 0	+3VS
GPI 30	PCB_ID0	Default : 0	+3VS
GPI 31	PCB_ID1	Default : 0	+3VS
GPI 33	CPUFAN_SPD_A		+3VS
GPO 34	WLAN_ON#		+3VS
GPI 40	PANEL_ID0		+3VS
GPI 41	PANEL_ID1		+3VS
GPO 48			
GPO 49			
GPIO 25	CB_SD#	Diode	+3V

KBC GPIO	A5V	Note
P23(Pin 35)	CHG_FULL_OC	
P22(Pin 36)	BAT_LEARN	
P21(Pin 37)	KBC_P21	
P20(Pin 38)	KBCRSM	
P42(Pin 23)	WATCHDOG	
P43(Pin 22)	OP_SD#	POSTCode前拉Low,ACPI前拉High,ACPI後放掉
P44(Pin 21)	KB_CPURST	
P45(Pin 20)	KB_GATEA20	
P46(Pin 19)	KBCSCI	
P47(Pin 18)	PM_CLKRUN#	
P50(Pin 17)	BAT_LLOW#_OC	
P51(Pin 16)	KID1	
P52(Pin 15)	KID2	
P53(Pin 14)	CLR_DJ#	
P54(Pin 13)	BAT_SEL#	
P55(Pin 12)	BAT1_IN#_OC	
P56(Pin 11)	FAN_DA1	
P57(Pin 10)	ADJ_BL	
P67(Pin 74)	DJ_LED#	
P66(Pin 75)	SWDJ_EN#	
P65(Pin 76)	GAIN_AMP_K#	0->-6 V/V 1->NORMAL
P64(Pin 77)	ACIN_OC	
P63(Pin 78)	DISTP#	
P62(Pin 79)	MARATHON#	
P61(Pin 80)	INTERNET#	
P60(Pin 1)	EMAIL#	
P75(Pin 4)	KB_CLK	
P74(Pin 5)	MS_CLK	
P73(Pin 6)	TPAD_CLK	
P72(Pin 7)	KB_DAT	
P71(Pin 8)	MS_DAT	
P70(Pin 9)	TPAD_DAT	
P77(Pin 2)	SMC_BAT	
P76(Pin 3)	SMD_BAT	
P27(Pin 31)	SCROLL_LED#	
P26(Pin 32)	NUM_LED#	
P25(Pin 33)	CAP_LED#	
P24(Pin 34)	SET_PLTRSTNS#	
P40(Pin 27)	EXT_SMI	
P41(Pin 26)	EMAIL_LED#	





Rev.	Data	Description
1.0	050701	Initial release
1.1	050719	BT can't detect : remove C16, C17 USB port 2,3 OC function : change pull-high resistor from 8.2K to 100K (add R911)
	050720	Change CE26 PN:11-176247651(Oxide Cap)
	050725	Delete Port Bar Function: For LAN (Remove) L87 R836,R837,R842,R846,R839,R840 C794,C792 Q168 D102 U71 For CRT (Remove) L88,L89,L90 R843,R844,R845,R909 D105 U72 For PWR (Remove) CE32,C789,C790,C791,C793 R841 For Print Port (Remove) RP5,RP6,R816 D96 CON22
	050726	SWAP GPB7,GPC3 function (Reserved for CIR) Change TP_CLK,TP_DAT to PS2 channel 2 Change EXT0_PS2_CLK,EXT0_PS2_DAT to PS2 channel 0 Change EXT1_PS2_CLK,EXT1_PS2_DAT to PS2 channel 1
	050727	A3H Delete Function: For TV OUT (Remove) CON10,C20,C26,C27,C28,C30,C32,C40 L11,L12,L13 R9,R11,R14 D9,D10,D4 For Audio DJ (Remove) Q181,Q126,R910,R263 A3H use 910GML, A3Ac use 915GM A3H PCB ID option

Rev.	Data	Description
	050727	Remove For Port Bar & COM Port detect R871,R872
	050728	A3H Delete Function: For TV OUT PWR remove L27,C64,C46,C44,L22,C55 L23,C47,L28,C72 C772,R775,R778,C771,U62,C770,C769,R774 change R67,R381,R383,R382 change to 0ohm (10-004400000) C65,C70,C67,C61,C56,C71 change to 0ohm (10-004400000)
	050728	A3H Delete Function: remove SIO, IrDA, COM Port SIO C137,C153,C130,C162,C148,C152,C163,C146 R103,R83,R87,R88,R101 Q20,D17,U6 IrDA C643,C642,C641 R641,RN23,RN24,RN25,U33 COM Port C795,C796,C798,C800,C797,C799,CN6,CN7 LN1,LN2 CON23,U73
	050803	R235,R240,R248,R263 change to 470ohm (10-003404710)
	05'01/05	

Rev.	Data	Description
1.1	050701	Initial release
	050726	AC_IN can't pull up : add R913(100K) and R912(47K)
	050728	LED flash when AC plug in Pull high to AC_BAT_SYS
	050801	Fix when battery in OVP mode, the battery LED is always ON Add R914,Q182 (GPG7)

PCMCIA DEBUG PORT



Bluetooth

