




A6J Block Diagram






Layout Note:
Comp0,2 connect with Z0=27.4 ohm,
make trace length shorter than 0.5".
Comp1,3 connect with Z0=54.9 ohm,
make trace length shorter than 0.5".

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



YUNAH FSB667			
LFM	TYP	HFM	
VCC 1.14V	1.2V	1.356V	
C4	C3	C0	
ICC 0.9A	7.59A	27A	

YUNAH FSB667			
Min	Typ	Max	
VCCP 0.997V	1.05V	1.102V	
Min	Typ	Max	
ICCP		2.5A	




Layout note:Route VCCSENSE and VSSSENSE trace at 27.4 ohm with 25 mils spacing mismatch and 18mils trace on 7mils spacing.


Place pull-up/down resistors within 1 inch of CPU.




Vcc Core Decoupling Caps Place these on bottom side.



Close to B26 (VCCA)




Place these inside socket




Fan Speed Control

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.




CPU FAN



Pin 10 & Pin 24 set inverting PWM Mode
Set INV=1 to invert PWM output



<Variant Name>

ASUS		Title : THER-SENSOR,FAN	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	A6J	
Custom		Rev 2.0	
Date: Tuesday, November 22, 2005	Sheet 4 of 63		



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H

Place termination closed to source IC



Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD1#
PCIE_REQ4#	PCIE3(#), PCIE5(#)	CLK_MCH_3GPLL#

<Variant Name>






ASUS Title : **CLOCK GEN**


ASUSTeK COMPUTER INC. Engineer: **Charles Lee**

Size Project Name

Custom **A6J**

Date: Tuesday, November 22, 2005 Sheet 5 of 63





When using Intel®
Intel® 955XM,
945PM/GM and 940GML
Express Chipset
platform with
external graphics
only, IREF resistor
is not required.

PCIEB_TXN0	1	PCIEG_RXN15	12	PCIEG_RXP0	1	PCIEG_RXP15	12
PCIEB_TXN1	C711	PCIEG_RXN14	2	PCIEB_TXP0	C712	PCIEG_RXP14	2
PCIEB_TXN2	C724	PCIEG_RXN13	2	PCIEB_TXP1	C723	PCIEG_RXP13	2
PCIEB_TXN3	C732	PCIEG_RXN12	2	PCIEB_TXP2	C710	PCIEG_RXP12	2
PCIEB_TXN4	C726	PCIEG_RXN11	2	PCIEB_TXP3	C725	PCIEG_RXP11	2
PCIEB_TXN5	C702	PCIEG_RXN10	2	PCIEB_TXP4	C701	PCIEG_RXP10	2
PCIEB_TXN6	C728	PCIEG_RXN9	2	PCIEB_TXP5	C727	PCIEG_RXP9	2
PCIEB_TXN7	C730	PCIEG_RXN8	2	PCIEB_TXP6	C703	PCIEG_RXP8	2
PCIEB_TXN8	C706	PCIEG_RXN7	2	PCIEB_TXP7	C729	PCIEG_RXP7	2
PCIEB_TXN9	C719	PCIEG_RXN6	2	PCIEB_TXP8	C705	PCIEG_RXP6	2
PCIEB_TXN10	C708	PCIEG_RXN5	2	PCIEB_TXP9	C731	PCIEG_RXP5	2
PCIEB_TXN11	C717	PCIEG_RXN4	2	PCIEB_TXP10	C707	PCIEG_RXP4	2
PCIEB_TXN12	C720	PCIEG_RXN3	2	PCIEB_TXP11	C718	PCIEG_RXP3	2
PCIEB_TXN13	C715	PCIEG_RXN2	2	PCIEB_TXP12	C721	PCIEG_RXP2	2
PCIEB_TXN14	C722	PCIEG_RXN1	2	PCIEB_TXP13	C714	PCIEG_RXP1	2
PCIEB_TXN15	C713	PCIEG_RXN0	2	PCIEB_TXP14		PCIEG_RXP0	
				PCIEB_TXP15		PCIEG_RXP15	

REF NAME	R712	R711	R709	R710
ENABLE VCCA_DPLLA &VCCB_DPLLB	MT	DNI	MT	DNI
DISABLE VCCA_DPLLA &VCCB_DPLLB	DNI	MT	DNI	MT

Title : Calistoga PCI-E (2)

ASUSTeK COMPUTER INC

Engineer: Charles Lee


Size: Custom


Project Name: A6J

Rev: 2.0

Date: Tuesday, November 22, 2005


Sheet: 7 of 63






CFG5 : DMI STRAP

LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
HIGH = Dothan CPU (Default)




CFG11 : PSB 4X CLK ENABLE

LOW = REVERSAL
HIGH = Calistoga(Default)






CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE (Default)
HIGH = NORMAL OPERATION




CFG10: HOST PLL VCO SELECT

LOW = RESERVED
HIGH = MOBILITY




CFG15 :ICH RESET DISABLE

LOW = ICH RESET DISABLE
HIGH = NORMAL OPERATION




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG18 : GMCH Core Voltage Level

LOW = 1.05V (Default)
HIGH = 1.5V



CFG19 : DMI LANE REVERSAL



LOW = NORMAL
HIGH = LANES REVERSED





CFG[17..3] have internal pullup resistors.
CFG[20..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown resistors.


<Variant Name>







		Title : Calistoga Strapping	
ASUSTeK COMPUTER INC		Engineer: Charles Lee	
Size Custom	Project Name A6J		Rev 2.0
Date: Tuesday, November 22, 2005		Sheet 11 of 63	













DDR2/16*16/1.8V/2.5/Inferion: 03G151236011
DDR2/16*16/1.8V/2.5/Hynix: 03G151236210

LCD Power




LCD LVDS Interface




INVERTER Interface



BIOS
BACK_OFF#: When user
pushs "Fn+F7" button,
BIOS activate this pin to
turn off back light.



USB PORT 6 for USB CAMERA






<Variant Name>		Title : LVDS & INVERTER	
ASUS		Engineer: Charles Lee	
Size	Project Name	Rev	2.0
Custom	A6J		
Date: Tuesday, November 22, 2005	Sheet 18 of 63		



<Variant Name>

		Title : DDR2-SO-DIMM_0	
<OrigName>		Engineer: Charles Lee	
Size Custom	Project Name A6J	Rev 2.0	
Date: Tuesday, November 22, 2005		Sheet 20 of 63	



The diagram shows a +1.8V supply connected to five capacitors, C2113 through C2117, which are connected in parallel to ground. Each capacitor is labeled with its value, 2.2uF/6.3V.



Layout Note: Place these Caps near S

C2107 0.1uF c0402

C2108 0.1uF c0402



C2109 0.1uF c0402

C2110 0.1uF c0402






+3VS

VREF -> 10/10 mils



Layout Note: Place these Caps near SO DIMM 0




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS





<Variant Name>



	Enable internal LDO for +1.05VSUS	Disable internal LDO for +1.05VSUS
R2305	Mount	DNI
R2306	DNI	Mount





Register D30:F1:40h
bit 0:AZ/AC97#
0 -> AC97 (Default)
1 -> Azalia







<Variant Name>

ASUS		Title : ICH7-M (1/4)	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet 23	of 63	





PCB_VID3 : PROJECT CODE


PCB_VID 0 1 2
MB V1.0 0 0 0










Note: GPIO25 CAN NOT BE LOW for 35us after RSMRST on 800T (DMI AC coupling mode strap)

Reference ICH7 EDS page 69:LAN_RST# should be tied to RSMRST#





Place U2802near U2801



For ALC861
Impedance
Match

<Variant Name>



Title : AZALIA ALC880

Engineer: *Marco Chen*

	Size
--	------

Custom



Date: Tue

A6J

November 22, 2016

2.0


Sheet 27 of 63




<Variant Name>

ASUS		Title : MICROPHONE	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	

Date: Tuesday, November 22, 2005 Sheet 29 of 63








<Variant Name>

ASUS		Title : LAN RTL8111B	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet	31	of 63



LAN PORT



FOR EMI






L_TRLM2	1	00hm	2	RN3201A	L_TRLM2
L_TRLP2	3	00hm	4	RN3201B	L_TRLP2
L_TRLM0	5	00hm	6	RN3201C	L_TRLM0
L_TRLP0	7	00hm	8	RN3201D	L_TRLP0
L_TRLP1	1	00hm	2	RN3203A	L_TRLP1
L_TRLM1	3	00hm	4	RN3203B	L_TRLM1
L_TRLM3	5	00hm	6	RN3203C	L_TRLM3
L_TRLP3	7	00hm	8	RN3203D	L_TRLP3

MDC



<Variant Name>




HDD_CSEL : Pull-Down HDD as Master









PATA HDD

CD-ROM




ODD_CSEL : Pull-Up, CDROM as Slave, Pull-Down, CDROM as Master






THERMAL PROTECTION


Block 6





<Variant Name>

ASUS		Title : RESET CIRCUITS	
Engineer: Marco Chen		Rev 2.0	
Size Custom	Project Name A6J	Date: Tuesday, November 22, 2005	Sheet 34 of 63












- 1.CLOSE TO R5C841
- 2.The area is as compact as possible,length < 10 mm
- 3.TPA Pair and TPB pair mismatch < 2.5mm
- 4.No via recommend , maxmium is one.
- 5.Total length < 50 mm
- 6.Differential impedance is 110+/- 6 ohm
- 7.TPA Pair trace or TPB pair trace mismatch < 1.25mm








Layout: SHIELD GND



Place as close to card reader socket as possible

<Variant Name>

ASUS		Title : 1394 & 3 IN 1 CON	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005		Sheet	38 of 63





4P2R array resister
co-layout with comman choke

<Variant Name>


ASUS		Title : USB CONN X 4	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet 40	of 63	


BT ON/OFF Control





Bluetooth Module

Low -> Disable
High -> Enable








PLCC32 Socket Part Number : 12-043000323
SST FWH/LPC Part Number : 05G00101712L(横)




<Variant Name>

ASUS		Title : Startup Circuit	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet 42 of 63		



















Adaptor IN Circuit



BATTERY IN CIRCUIT



<Variant Name>


ASUS		Title : Power Connector	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet 45 of 63		

Host	SM-Bus Device	SM-Bus Address	Device
ICH7-M	Clock Generator	1101001x (D2)	ICS954310
ICH7-M	SO-DIMM 0	1010000x (A0)	DDR SOCKET1
ICH7-M	SO-DIMM 1	1010001x (A4)	DDR SOCKET2
ICH7-M	Thermal Sensor	0101110x (5C)	ADT7463 (Optinal)

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D

<Variant Name>

		Title : SYSTEM	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size Custom	Project Name A6J		Rev 2.0
Date: Tuesday, November 22, 2005	Sheet 46	of 63	



GENERICD_C	+BBP
0	1.1V
1	1.5V

GENERICD_C	-BBN
0	GND
1	-0.5V

<Variant Name>

ASUS		Title : Back BIAS
ASUSTek COMPUTER INC		Engineer: Marco Chen
Size Custom	Project Name A6J	Rev 2.0
Date: Tuesday, November 22, 2005		Sheet 47 of 63

R1.0 -> R1.1

1. Page2: Add test points T215 and T216 for H_ADS# and H_CPURST#
2. Page4: Modify FAN solution from DA to PWM and change R-C delay timing.
 - A. Mount R416 and DNI R415
 - B. Change C404 to 1uF
3. Page4: Connect +3VS_FAN(R419*3.3K ohm and R420*2.2K ohm 分壓 from +V5S_FAN) to U401.3 because FAN_DA level is 3V and FAN_PWM# is open-drain, change pull-up to +3VS and U401.3 level shift from 5V to 3V
4. Page4: Add pull-down resistor R418*10M ohm to protect noise when power-on
5. Page5: Add (R579*33 ohm and C529*10pF) for TPM PCI 33MHz clock
6. Page5: Change R531 from 10 ohm to 22ohm to eliminate swing.
7. Page5: DNI R510 to disable ITP enable.
8. Page7: Delete R715 because it duplicate with R529.
9. Page9: Change L905 to P/N:09G012030000 and L905 to P/N:09G013120409 because +1.5VS_PCIE consume about 1.3A and +1.5VS_3GPLL consume 200mA only.
10. Page13: VGA_GPIO5 add pull-up 10K ohm to +3VS for ATI recommendation.
11. Page13: DNI R1320 and mount R1321 to change back light enable from DC level to PWM and meet VBIOS support.
12. Page13: Add R1343*0 ohm for reserving bead to ground.
13. Page15: Change L1504.2 to connect from +VGA_VCORE to +1.2VSP for ATI recommendation.
14. Page15: Change bead L1506 from 1200hm/100Mhz to 300hm/100Mhz type.
15. Page19: Add bead L1913 between TV_GND and GND.
16. Page23: Change High Definition damping resistors*R2312, R2314, R2316, R2318, R2320, R2322, R2324, R2325 from 22 ohm to 39 ohm for reducing reflection.
17. Page29: Add Line-in solution, please commt Black 2.
18. Page31, 32: Change LAN chip from Marvell 88E8053 to Realtek RTL8111B.
19. Page34: Add Q3401 and R3414 to replace U3402B.
20. Page34,35: Modify reset circuits to meet Intel specification, please commt Black 3.
21. Page35,43 : DNI R4312 and change R3509 from 4.7M ohm to 2.2 M ohm to short SWDJ_EN# detected to 2secends for BIOS requirement and add INIT# solution(please comment Block 7).
22. Page37: Change R3706 from 10K ohm to 100K ohm to enlarge R-C delay time.
23. Page39: Reserve R3905 to PLT_RSTNS# Wire-Or with PLT_RST#_BUF.
24. Page41: Short CON4101.1 and CON4101.2 and delete R4105, R4104, and C4103 because no timing issue between power and enable signal.
25. Page42: Delete D4201 and DNI R4202 because no power loss issue exist.
26. Page43: Modify S4 stretch circuits, please comment Block 4.
27. Page44: Add TPM connector.
28. Page45: Add C4508, C4509, R4506 and R4507 for EMI requirment.
29. Page42: Change CON4202.1 and CON4202.3 power from +3VSUS to +3V.
30. Page18: Change L1806.2 power from AC_BAT_SYS to AC_BAT_SYS_CPU for EMI requirement.
31. Page7: Change from VRM_PWRGD to ICH7_PWROK to enable MCH_PWROK for Intel requirement(Mount R721 and DNI R722).

32. Page23,34: Change thermal-trip solution.

- A. Mount R2315 and DNI R4507
- B. Remove the circuits.(please comment Block 5)
- C. Mount thermal protection circuits.(please comment Block 6)

33. Page5, 23, 37: Change capacitor values for TXC recommendations(C513,C514 from 33pF to 27pF, C2302, C2304 from 12pF to 22pF ,Change X3701 to 07G010S22450*30 ppm and C3725 and C3726 to 22pF).

34. Page15, 47: Add Back Bias circuits for ATI recommendations.

35. Page5, 23, 33: Add SATA circuits for OEM requirement.

36. Page12: Remove R1205 for ATI recommendations.

37. Page39: Reserve R-C to tune waveform quanlity.(R3906,R3907,C3911,C3912)

38. Page41: Reserve R4104, R4105, R4106 to modify enable blue tooth solution.


R1.1 -> R2.0

1. Page4, 34: Add power limit solution and change thermal protection solution.
 - A. Add R421*0 ohm and connect to H_PROCHOT_S#
 - B. DNI R417*0 ohm
 - C. Add R422*0 ohm and connect to OVERTEMP# that is wire-or with FORCE_OFF#.
 - D. DNI OTP solution.
2. Page15: Add BBIAS_CNTL pull-down resistor R1508*10K ohm to GND.
3. Page19: Modify parts (D1912 and F1901).
4. Page24: Add 3 pcs decoupling CAPS(C2410, C2411, C2412) to short return path because PCI Bus(IN1) reference +1.8VS(Vcc).
5. Page25, 44: Add BT_LED solution to co-layout with Scroll Lock for Epson requirement.
6. Page27: Change R2704 from 0 ohm to 150 ohm.
7. Page27: Change R2707 from 47K ohm to 332K ohm.
8. Page27, 28: Add MUTE_POP# solution for Epson requirements. Please comment PR BLOCK 1.
9. Page30: Add LID switch solution.
 - A. Change BAT_SEL# push-pull resistor from +3V to GND.
 - B. DNI Q3002*2N7002.
10. Page31: Change LAN chip reset signal from PLT_RSTNS# to PCI_RST#. (Mount R3107 and DNI R3106).
11. Page35: Change KBCRSN solution to connect to PM_PWRBTN# directly, please comment PR BLOCK 2.
12. Page36: Change CARDBUS chip reset signal from PLT_RST#_BUF to PLT_RST#. (Mount R3618 and DNI R3617).
13. Page39: Add WLAN_LED# pull-high resistor R3908*100K ohm to solve LED was lighted when miniCARD was un-plug in.

<Variant Name>


		Title : History (1)	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	A6J	Rev
Custom			2.0
Date: Tuesday, November 22, 2005		Sheet	48 of 63

- 54321
- D
- C
- B
- A
14. Page40: Remove L4003, L4005, L4007, L4008 for EMI requirement.
15. Page43: Mount R4301*100K ohm to avoid PWR_SW# is floating.
16. Page43: Mount R4327*10K ohm to fix DJ_LED light soon issue when power on.





<Variant Name>


ASUS		Title : POWER_VCORE	
<OrigName>		Engineer: Charlse/Mia	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date:	Tuesday, November 22, 2005	Sheet	50 of 63



+3VA0



+2.5VS



<Variant Name>



Title : POWER_I/O_+3VA & +2.5V

<OrgName>


Engineer: **Charlse/Mia**

Size	Project Name
Custom	A6J


Rev	2.0
-----	-----

Date: Tuesday, November 22, 2005

Sheet 54 of 63



+1.2VSP



<Variant Name>



Title : POWER_VGA_+1.2VSP


<OrgName> Engineer: Charlse/Mia

Size	Project Name	Rev
Custom	A6JC	2.0

Date: Tuesday, November 22, 2005 Sheet 56 of 63


TOTAL POWER=65W
-->3.42A

BATSEL_2P# = "H" (1P)				
BAT capacity	R5712	VICTL(V)	ICHG(A)	
2000MAH	41.2K	1.8976	1.39	
2200MAH	52.3K	2.0989	1.537	
2400MAH	66.5K	2.2918	1.679	
2600MAH	86.6K	2.4871	1.822	




Adaptor error circuit for 4S battery

Vth = 17.5V (MAX. 17.8V & MIN. 17.2V)




Power Limit Circuit






PRE-CHARGE CIRCUIT



Pre-charge voltage 12.6V





PIC16F57



ADAPTER IN DETECT



POWER GOOD DETECTOR



<OrgName>

Engineer: **Charlse/Mia**



Size	Project Name
Custom	A6J

Rev	2.0
-----	-----




Date: Tuesday, November 22, 2005


Sheet 60 of 63

SUSC#_PWR POWER



SUSB#_PWR POWER







FOR POWER TEST

