


# A6K BLOCK DIAGRAM



## FILE LIST 01

- 01\_BLOCK DIAGRAM
- 02\_POWER DIAGRAM
- 03\_CPU-AMD K8(HOST)
- 04\_CPU-AMD K8(DDR)
- 05\_CPU-AMD K8(POWER)
- 06\_DDR CON
- 07\_DDR BYPASS & BUFFER
- 08\_DDR TERMINATOR
- 09\_SiS756-1(Host/PEI-E)
- 10\_SiS756-2 (for MutIOL)
- 11\_SiS756-3 (GND)
- 12\_SiS756-4 (Power)
- 13\_THERMAL
- 14\_LVDS & BACKLIGHT
- 15\_CRT/TV CONNECTOR
- 16\_SiS964L (1) PCI/ZIP/IDE
- 17\_SiS964L (2) LPC/GPIO
- 18\_SiS964L (3) USB
- 19\_CLOCK-ICS953805BF
- 20\_LAN-RTL8100CL
- 21\_MINIPCI
- 22\_CB1394-R5C593 (1)
- 23\_CB1394-R5C593 (2)
- 24\_PCMCIA SOCKET
- 25\_IDE-HDD
- 26\_IDE-ODD
- 27\_KBC-M38857
- 28\_SIO-SMSC LPC47N417&BIOS
- 29\_IR & LPT\_PORT
- 30\_Discharge circuit
- 31\_CODEC-ALC650
- 32\_AUDIO AMP
- 33\_MIC
- 34\_MDC & RJ45 & RJ11
- 35\_USB
- 36\_BT-UGP25
- 37\_FAN&Audio DJ
- 38\_FUNCTION KEY
- 39\_PWR & RESET SEQ
- 40\_PCMCIA Debug MUX
- 41\_PCI-E AC Coupling
- 42\_NV44 PEX I/F
- 43\_NV44 Strapping
- 44\_NV44 VGA/TV OUT
- 45\_NV44 LVDS I/F
- 46\_NV44 Spread Spectrum
- 47\_NV44 FB I/F (A)
- 48\_NV44 FB I/F (C)
- 49\_VRAM(1)
- 50\_Vcore
- 51\_1.25V&1.2V
- 52\_2.5V&1.8V
- 53\_SYSTEM
- 54\_LOAD SWITCH
- 55\_CHARGER
- 56\_PIC16C54
- 57\_BATLOW/SD#
- 58\_VGA CORE
- 59\_SCREWHOLE
- 60\_POWER SEQUENCE
- 61\_GPIO SETTING
- 62\_SECOND SOURCE
- 63\_Revision(1)
- 64\_Revision(2)


**ASUS** Title : BLOCK DIAGRAM


ASUSTek COMPUTER INC. NB6 Engineer: Brad Lu


Size Project Name


Custom A6K Rev 2.0

Date: Friday, May 06, 2005 Sheet 1 of 64


















Link plane for EMI




Change to 0402



Change to 0603




Change\_to 0402




Change to 0603

+2.5V(VDDIO, MAX) : 3A  
+1.2VS(VLDT, MAX) : 500mA  
+1.25V(VTT, MAX) : 250mA  
+V CORE(VDD, MAX) : 27A  
+2.5VS(VDDA, MAX) : 35mA






VDDIO: Up to 2.6V to support BDR400(3A)














CLAWHAMMER  
SEC 5 OF 5  
GROUND





**Because 964L SMBUS is connecting to main power, thus, I connect VDDSPD to +V3.3S**









3 MEMD[0..63]   
6,8 DQ[0..63]   
  
3 MEMDQS[0..7]   
6,8 DQS[0..7]   
3,6,8 MAA[0..13]   
  
3,6,8 BAA[0..1]   
6,8 DQM[0..7]   
3 MEMDQM[0..7] 




To fine tune DQS



To fine tune DQM












0330-05'change parts.

R2.0


These components close to DIMM







These components close to DIMM



3 HT\_TXD#(0..15) HT\_TXD#(0..15)  
3 HT\_TXD(0..15) HT\_TXD(0..15)  
3 HT\_RXD#(0..15) HT\_RXD#(0..15)  
3 HT\_RXD(0..15) HT\_RXD(0..15)



R1.1  
0214-05'



HT\_TXD0 AE32  
HT\_TXD1 AD34  
HT\_TXD2 AB32  
HT\_TXD3 AA34  
HT\_TXD4 V34  
HT\_TXD5 T32  
HT\_TXD6 R34  
HT\_TXD7 N32  
HT\_TXD8 AC30  
HT\_TXD9 AB29  
HT\_TXD10 Y30  
HT\_TXD11 U30  
HT\_TXD12 T29  
HT\_TXD13 P30  
HT\_TXD14 N29  
HT\_TXD15 L30  
HT\_TXD16 AD32  
HT\_TXD17 AC34  
HT\_TXD18 AA32  
HT\_TXD19 Y34  
HT\_TXD20 U34  
HT\_TXD21 R32  
HT\_TXD22 P34  
HT\_TXD23 M32  
HT\_TXD24 AC31  
HT\_TXD25 AA29  
HT\_TXD26 Y31  
HT\_TXD27 U31  
HT\_TXD28 R29  
HT\_TXD29 P31  
HT\_TXD30 M29  
HT\_TXD31 L31

LRCOMP J34  
HT\_TXCLK#1 V32  
HT\_TXCLK1 W32  
HT\_TXCLK#0 V29  
HT\_TXCLK0 W29  
HT\_TXCTL#0 L34  
HT\_TXCTL0 M34  
M760CLK- C18  
M760CLK+ B18  
HTAVDD C17  
HTAVSS A18  
HTPHYAVDD A17  
HTPHYAVSS B17  
HTSTOP# F18  
LDTREQ# D18  
CPURST# E18

41 PEX\_TXP(0..15) PEX\_TXP(0..15)  
41 PEX\_TXN(0..15) PEX\_TXN(0..15)  
19 PEX\_CLK0 PEX\_CLK0  
19 PEX\_CLK0# PEX\_CLK0#

AUX3.3V -- 3.3V 26mA


LDT\_TX

LDT\_RX

M756-A

PCI Express\_TX


SIS756



HT\_RXCLK#0 HT\_RXCLK#0 3  
HT\_RXCLK0 HT\_RXCLK0 3  
HT\_RXCLK#1 HT\_RXCLK#1 3  
HT\_RXCLK1 HT\_RXCLK1 3  
HT\_RXCTL#0 HT\_RXCTL#0 3  
HT\_RXCTL0 HT\_RXCTL0 3

HT\_RXCLK#0 HT\_RXCLK#0 3  
HT\_RXCLK0 HT\_RXCLK0 3  
HT\_RXCLK#1 HT\_RXCLK#1 3  
HT\_RXCLK1 HT\_RXCLK1 3  
HT\_RXCTL#0 HT\_RXCTL#0 3  
HT\_RXCTL0 HT\_RXCTL0 3

PEX\_RXP(0..15) PEX\_RXP(0..15) 41  
PEX\_RXN(0..15) PEX\_RXN(0..15) 41



PERP0 J5 PEX\_RXP0  
K6 PEX\_RXP1  
PERP1 M5 PEX\_RXP2  
N6 PEX\_RXP3  
PERP2 R5 PEX\_RXP4  
T6 PEX\_RXP5  
PERP3 V5 PEX\_RXP6  
W6 PEX\_RXP7  
PERP4 AB6 PEX\_RXP8  
PERP5 AG5 PEX\_RXP9  
PERP6 AH6 PEX\_RXP10  
PERP7 AE6 PEX\_RXP11  
PERP8 AG5 PEX\_RXP12  
PERP9 AH6 PEX\_RXP13  
PERP10 AK5 PEX\_RXP14  
PERP11 AL6 PEX\_RXP15  
PERP12 AN5 PEX\_RXP16  
PERP13 J4 PEX\_RXN0  
K6 PEX\_RXN1  
PERP14 M4 PEX\_RXN2  
N6 PEX\_RXN3  
PERP15 R4 PEX\_RXN4  
T6 PEX\_RXN5  
PERP16 V4 PEX\_RXN6  
W6 PEX\_RXN7  
PERP17 AC6 PEX\_RXN8  
PERP18 AD4 PEX\_RXN9  
PERP19 AE6 PEX\_RXN10  
PERP20 AG4 PEX\_RXN11  
PERP21 AJ6 PEX\_RXN12  
PERP22 AK4 PEX\_RXN13  
PERP23 AM6 PEX\_RXN14  
PERP24 AN4 PEX\_RXN15


PCI Express\_RX

North Bridge Hardware Trap


| Symbol       | Description                                                                                                                                                                               | Default            |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|
| DLLEN-       | CPURST#0 CLK PLL/DLL circuit Enable                                                                                                                                                       | Internal Pull Down |
| TMODE0       | 0: Disable<br>1: Test Mode<br>0: Normal                                                                                                                                                   | Internal Pull Down |
| TMODE1       | 0: Mode 0<br>1: Test Mode Enable                                                                                                                                                          | Internal Pull Down |
| TMODE2       | 0: Disable<br>1: Enable                                                                                                                                                                   | Internal Pull Down |
| TRAP[1..0]   | NB ASLCLK Request Select<br>00: 133 Mhz<br>01: 66 Mhz<br>10: 100 Mhz                                                                                                                      | Internal Pull Down |
| TRAP2        | NB ASL Serial Mode Initialization Enable                                                                                                                                                  | Internal Pull Down |
| TRAP[4..3]   | Reserved                                                                                                                                                                                  | Internal Pull Down |
| TRAP5        | PCIE PLL Bypass                                                                                                                                                                           | Internal Pull Down |
| TRAP6        | PCIE Symlock Test                                                                                                                                                                         | Internal Pull Down |
| TRAP[8..7]   | PCIE TX Fix Out                                                                                                                                                                           | Internal Pull Down |
| TRAP[11..9]  | Trap PLLIX Frequency Ratio<br>Ratio 0 Ratio 1<br>000: divide 1 / divide 1<br>001: divide 2 / divide 2<br>010: divide 3 / divide 3<br>011: divide 4 / divide 4<br>100: divide 4 / divide 5 | Internal Pull Down |
| TRAP[13..12] | Trap PLLIX Gain<br>00: PLLIX 200MHz<br>10: PLLIX 800MHz<br>11: PLLIX 1000MHz                                                                                                              | Internal Pull Down |
| TRAP14       | HyperTransport PLL Frequency Ratio Select<br>0: by logic decoded<br>1: by trapped                                                                                                         | Internal Pull Down |
| TRAP15       | HyperTransport PLL Gain Select<br>0: by logic decoded<br>1: by trapped                                                                                                                    | Internal Pull Down |
| TRAPA[1..0]  | Trap PLLIX Frequency Ratio 0<br>00: divide 1<br>01: divide 2<br>10: divide 3<br>11: divide 4                                                                                              | Internal Pull Down |
| TRAPA[4..2]  | Trap PLLIX Frequency Ratio 1<br>000: divide 1<br>001: divide 2<br>010: divide 3<br>011: divide 4<br>100: divide 5                                                                         | Internal Pull Down |
| TRAPA[6..5]  | TRAP PLLIX Gain<br>10: PLLIX 200MHz<br>11: PLLIX 250MHz<br>(Recom. Value: 10)                                                                                                             | Internal Pull Down |
| TRAP7        | For Internal Test                                                                                                                                                                         | Internal Pull Down |

The differences between the traces of MuTIOL Strokes and Data in each group should be smaller than 0.05", and strokes need guide GND trace


The differences between the traces of MuTIOL Strokes and Data should be smaller than 0.05"





# M756-3 Ground




**+3.3VS(VCC3, MAX):29mA**  
**+1.8VS(VDDZ, MAX):119mA**  
**+1.8VS(IVDD, MAX):1.783A**  
**+1.8VS(VDDPEX, MAX):1164mA**  
**+1.2VS(VLDT, MAX):153mA**




LAYOUT: Place HT bypass caps on  
topside near connected Lokar HT link.



Place these capacitors  
under NB solder side.






## THERMAL


Route H\_THERMDA and H\_THERMDC on the same layer

-----OTHER SIGNALS  
 12 mils  
 =====GND  
 10 mils  
 =====H\_THERMDA(10 mils)  
 10 mils  
 =====H\_THERMDC(10 mils)  
 10 mils  
 =====GND  
 12 mils  
 -----OTHER SIGNALS

Avoid BPSB,Power




**BIOS**  
**BACK\_OFF#:**When user push "Fn+F7" button, BIOS  
 active this pin to turn off back light.





**BIOS**  
**BACK\_ADJ:** KBC  
 output D/A  
 signal ( adjust  
 voltage level)  
 to adjust Back  
 light.

**A3K used D1 R:1.0  
 Inverter Board**


| LCD CABLE ID: | PID3 | PID2 | PID1 | PID0 |
|---------------|------|------|------|------|
| 15.1 XGA      | 1    | 1    | 0    | 1    |
| 15.1 SXGA+    | 1    | 0    | 1    | 1    |
| 15.4 WXGA     | 1    | 1    | 1    | 0    |
| 15.4 WSXGA+   | 0    | 1    | 1    | 1    |



0114-05' CON1 Changed to  
 "12-17001030A"




**USB PORT 3 for CAMERA**




**LCD Power**

SI3865: US\$0.22




Caution:  
 Must tune R1404 & C1415 to meet Panel Spec












| IDSEL   | PCI_AD?  | INT   | PCI_REQ#? |
|---------|----------|-------|-----------|
| CB&1394 | PCI_AD21 | INTB# | PCI_REQ#0 |
| MINIPCI | PCI_AD20 | INTC# | PCI_REQ#1 |
| LAN     | PCI_AD22 | INTD# | PCI_REQ#2 |










U19A  
SIS964L





**U19B**  
**SIS964L**








# Main Clock Generator

CLK33 GROUP:  
In L3  
Breakout:  
Group Space >= 25 mils  
Length Match: same as CLK66

CLK66 GROUP:  
In L3  
Breakout:  
(<=0.3")  
Group Space >= 25 mils  
Length Match: +/- 100 mils

Damping Resistors  
Place near to the  
Clock Outputs.








Watch out length mismatch!

0324-05'




BIOS need to disable PIN 26,27,SRCLK, PCIE2-4

R2.0  
0324-05'



Near CLK-Gen's Pin 52 & 49.







## Frequency Selection





## CLK Table for SiS M756 ( ICS-953805)

| SiS M760 CLOCK |       |       |       |           |              |            |              |           |  |
|----------------|-------|-------|-------|-----------|--------------|------------|--------------|-----------|--|
| (FS3)          | (FS2) | (FS1) | (FS0) | CPU (MHz) | NB_CLK (MHz) | ZCLK (MHz) | PCIE_X (MHz) | PC1 (MHz) |  |
| 0              | 0     | 0     | 0     | 100       | 100          | 133.33     | 100.00       | 33.33     |  |
| 0              | 0     | 0     | 1     | 133.33    | 133.33       | 133.33     | 100.00       | 33.33     |  |
| 0              | 0     | 1     | 0     | 166.66    | 166.66       | 133.33     | 100.00       | 33.33     |  |
| 0              | 0     | 1     | 1     | 200.00    | 200.00       | 133.33     | 100.00       | 33.33     |  |
| 0              | 1     | 0     | 0     | 250.00    | 250.00       | 133.33     | 100.00       | 33.33     |  |
| 0              | 1     | 0     | 1     | 266.66    | 266.66       | 133.33     | 100.00       | 33.33     |  |
| 0              | 1     | 1     | 0     | 100.00    | 125.00       | 133.33     | 100.00       | 33.33     |  |
| 0              | 1     | 1     | 1     | 133.33    | 166.66       | 133.33     | 100.00       | 33.33     |  |
| 1              | 0     | 0     | 0     | 166.66    | 222.22       | 133.33     | 100.00       | 33.33     |  |
| 1              | 0     | 0     | 1     | 200.00    | 250.00       | 133.33     | 100.00       | 33.33     |  |
| 1              | 0     | 1     | 0     | 250.00    | 333.33       | 133.33     | 100.00       | 33.33     |  |
| 1              | 0     | 1     | 1     | 266.66    | 400.00       | 133.33     | 100.00       | 33.33     |  |
| 1              | 1     | 0     | 0     | 202.00    | 202.00       | 134.66     | 100.00       | 33.66     |  |
| 1              | 1     | 0     | 1     | 204.00    | 204.00       | 136.00     | 100.00       | 34.00     |  |
| 1              | 1     | 1     | 0     | 206.00    | 206.00       | 137.33     | 100.00       | 34.33     |  |
| 1              | 1     | 1     | 1     | 208.00    | 208.00       | 138.66     | 100.00       | 34.66     |  |

Trap Default





Intel Calexico(802.11a+802.11b)

802.11b

Tx: 500-526 mA

Rx: 280-299 mA


Sleep: 30 mA

802.11a

Tx: 435-475 mA

Rx: 310-327 mA

Sleep: 30 mA






MDI001--> MS Card Detect  
MDI003--> SD Write Protect  
MDI004--> SD Card Power0 Control/  
MS Power Control  
MDI007--> SD External Clock/  
MS External Clock  
MDI008--> SD Command/MS Bus State  
MDI009--> SD Clock/MS Clock  
MDI010--> SD Data 0/MS Data 0  
MDI011--> SD Data 1/MS Data 1  
MDI012--> SD Data 2/MS Data 2  
MDI013--> SD Data 3/MS Data 3

MDI002--> xDCE#  
MDI005--> SD Power Control 1 / xDWP  
MDI006--> xD/MS/SD LED Control  
MDI014--> xD Data  
MDI015--> xD Data  
MDI016--> xD Data  
MDI017--> xD Data  
MDI018--> xD CLE  
MDI019--> xD ALE

[2] AS CLOSE AS POSSIBLE  
TO DEVICE TERMINALS.




藍色pin腳名稱的訊號  
是要經由MUX分離的訊號  
以避免841的假的LPC訊號  
跟SYSTEM的LPC訊號相衝突

SD D3/MSCD3  
SD D2/MSCD2  
SD D1/MSCD1  
SD D0/MSCD0  
SD/MS\_CLK [2] R551 220Ohm  
SD CMD/MS\_BS  
SD/MS\_PWR\_EN#  
SD\_WP#  
MS\_CD#  
SD\_CD#





# PCMCIA SOCKET

CON14



<Variant Name>





**P23,P43  
exchanged by  
BIOS's request**

**Daisy-Chain in layout**

S0-S3: (2.5 mA Typ, 7 mA Max.)

**LxWxH=14x14x1.7**

**P54,P55,P43,P50 are  
wake-up event inputs when KBC in  
standby mode**

**Audio DJ pin depends on  
Keyboard Matrix.**

**Follow M6N**

**A3N follow M6N  
Keyboard Matrix**

**BAT\_SEL#:**  
**Hi : 8 Cell**  
**Low: 4 Cell**

**4 Cell battery mode:**  
**1.Banias CPU run 600MHZ**  
**2.Celeron CPU**  
**throttling 50%**

**P21: Power button  
overwrite disable.**  
Only can be pulled  
down as default  
value than can be  
used as a input.

**P54,P55,P43,P50 are  
wake-up event inputs when  
KBC in standby mode**

| K/B        | US | UK | JP |
|------------|----|----|----|
| KEYDETECT1 | H  | L  | L  |
| KEYDETECT2 | H  | H  | L  |

**ASUS** Title : **KBC-M38857**


ASUSTek COMPUTER INC. NB6 Engineer: **Brad Lu**

Size Project Name



Custom **A6K** Rev 2.0

Date: Friday, May 06, 2005 Sheet 27 of 64




# Super I/O







Normal : OPEN  
DB Card Disable MB BIOS : LOW  
DB Card Enable MB BIOS : HI  
ID[0:3] : internal Pull-down 20K~100K



**LAYOUT SWAP**




**PRINT PORT**




## PCMCIA DEBUG Card

1105


## PCI\_RSTNS# Gen Circuit










## DISCHARGE CIRCUITS







## DISCHARGE CIRCUITS














UNMOUNT




swap for layout






$f(\text{highpass}) = \frac{1}{2 \times 3.14 \times R \times C} = 73$   
 $R = 32 \text{ Ohm}$  for Headphone, so  $C = 68\mu\text{F}$   
 But in order to reduce component type, use  $100\mu\text{F}/6.3\text{V}$  (11-041210721), but  $100\mu\text{F}$  is too big for A3N, so change to  $47\mu\text{F}$ .

LOSS U3202A~D






For reduce "POP" noise when system enter S3(suspend to RAM) or resume from S3. Net "OP\_SD#" should be pull low by KBC controller when system at S3 mode.



$$f(\text{highpass}) = \frac{1}{2 \times 3.14 \times C(\text{IL}) \times R(\text{IL})} = 500$$

$$f(\text{lowpass}) = \frac{1}{2 \times 3.14 \times C(150\text{P}) \times R(10\text{K})} = 106\text{K}$$




Pop noise can be heard via headphone when system boot, restart and resume from S3. Add OP\_SD# to control the turn-on timing.

But when system resume from S3, pop noise is behind OP\_SD# pull high. Add a delay circuit to prevent it.



$$\text{BTL Gain} = -2 \times \frac{R(\text{FL})}{R(\text{IL})} = -2 \times \frac{10\text{K}}{10\text{K}} = -2$$

$$\text{Speaker } W = \frac{V^2}{R} = \frac{4\text{ohm} \times 2^2}{1\text{W}} = 1\text{W}$$



# MIC OP CIRCUIT

## MIC JACK






INTMIC\_A:GND\_AUDIO  
: W/PIX = 12/5/15mils


R111 & R112  
change to  
09-013103013  
in R1.2 BOM

|                              |                            |                                   |                   |
|------------------------------|----------------------------|-----------------------------------|-------------------|
| <b>ASUS</b>                  |                            | Title : <b>MIC</b>                |                   |
| ASUSTek COMPUTER INC. NB6    |                            | Engineer: <b>Brad Lu</b>          |                   |
| Size<br>Custom               | Project Name<br><b>A6K</b> | Date: <b>Friday, May 06, 2005</b> | Rev<br><b>2.0</b> |
| Sheet <b>33</b> of <b>64</b> |                            |                                   |                   |







### USB PORT 0 & PORT 1



### USB PORT 2 & PORT 4



## Bluetooth Module Connector




# Fan Speed Control

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

SW: FAN\_DA1  
must be low  
during S3

KBC will issue a  
analog ( a voltage  
level ) signal.




U6 output maximum will be 10.5V ( $V_{CC}-1.5V$ ) which will damage south bridge. Add a MOS to transfer it to +3V level.









### SWDJ\_EN# function :

- 1.Push DJ\_SW#, turn on Audio DJ.  
2.PM\_SLP\_S4# will keep high.  
3.Push DJ\_SW# again, KBC will receive SWDJ\_EN#. KBC can't issue SUSC#(PM\_SLP\_S4#) immediately. If KBC do it, PM\_SLP\_S4#(page 37) will go low, DJ\_SW# low signal will go to PM\_PWRBTN#, then system will restart.KBC need trigger the righting edge of SWDJ\_EN#, for make sure end user already push than remove DJ Switch button than issue SUSC#, DJ\_SW# won't initial low to page37 PM\_PWRBTN# , can turn off Audio DJ and won't restart.

# Audio DJ




When power on, BIOS will set CLR\_DJ# low.  
74LV74 will be cleared always.  
Use D34 to Enable AudioDJ in OS.  
Use D34 to Turn off AudioDJ when system  
be turned on in DJ mode.










PLACE these 0402 AC coupling caps close to sis756.

TX P&N [0..15] PIN SWAP FOR LAYOUT




PLACE these 0402 AC coupling caps close to nv44m

RX P&N 0.2.7.9.11.13.14.15 PIN SWAP FOR LAYOUT


# NV44M

## PCI-E I/F




## FOR MEMORY STRAPS

# NV44M




## FOR MEMORY STRAPS

# NV44M




## FOR CRYSTAL / PCIE\_ID STRAPS

# NV44M



## MEM TYPE STRAP


NV44M memory strap setting:  
01 (0001) SAMSUNG 8MX32X2 64MB (two VRAM) -> 1.8V  
01 (0001) HYNIX 8MX32X2 64MB (two VRAM) -> 1.8V  
04 (0100) SAMSUNG 4MX32X2 32MB (two VRAM) -> 1.8V  
09 (1001) HYNIX 8MX32X1 32MB (one VRAM) -> 1.8V  
0C (1100) SAMSUNG 4MX32X1 16MB (one VRAM) -> 1.8V




## (PCI\_DEVICE\_ID)


MIOBD4 : PCI\_DEVICE0  
MIOBD5 : PCI\_DEVICE1  
MIOBD3 : PCI\_DEVICE2  
MIOBD11 : PCI\_DEVICE3

NV44M - ID 0X0168  
NV44M-V- ID 0X0167












GND




### LVDS/Panel control

NV44M





DACC\_xxxx ONLY IN NV43



IFPD\_xxx ONLY IN NV43

<Variant Name>








8Mx32


U3



VDD/VDDQ = 1.8V

8Mx32

U6



VDD/VDDQ = 1.8V

NOT INSTALL IN NV44 W/ 16,32MB(32BITS)

**VRAM 16MB/32MB CHANNEL A**  
**(NOT INSTALL FOR MEP43/44)**

**Samsung "03-15124E013" for K4D553235F-GC33 300MHz**  
**600Mbps/pin**



Title : NV44M VRAM


ASUSTek COMPUTER INC.


Engineer: Brad Lu


Size  
CustomProject Name  
A6KRev  
2.0


Date: Friday, May 06, 2005

Sheet 49 of 64


















$$+V_{bat} = (30k + 10k) / 10k * 4.2 = 16.8V$$

$$R(h_1) = (5/3.062 - 1) * 100K = 63.3K$$


$$R(h_i) = (5/1.145 - 1) * 10K = 336.68K$$











(11.6255V)




(H/W Battery low shutdown is 11.6V)




ADAPTER IN DETECT



# SCREW HOLE




For MDC module




P/N 13-N7510M270

For NB fix sink




P/N 13-NCF10M010

For NV44M-V fix sink



Heat sink



CPU Throttling( BIOS setting ): 90 degree C.  
System shutdown( BIOS setting ) : 100 degree C.  
H/W shutdown( page 44, U47 , no load ) : 105 degree C.

Short Pad location:  
Page39: JP4, 5, 15, 16, 19, 26, 27  
Page40: JP6, 7, 9, 22, 24  
Page42: JP13, 14, 17, 18, 28, 29

Don't Short Pad: JP26

JP4: +V2.5 --Power In  
JP5: +V1.25S  
JP6: +V2.5  
JP7: +V1.2S  
JP9: +VCCP  
JP13: +V5S  
JP14: +V5  
JP15: +V1.5SUS  
JP16: +V2.5 --Power IN  
JP17: +V1.8S  
JP18: +V12  
JP19: +V1.8  
JP22: +V1.5S  
JP24: VREF5 --> +V5A  
JP26: +3VALWAYS\_T --> +V3.3A(open)  
JP27: +3VALWAYS\_M --> +V3.3A(short)  
JP28: +V3.3S  
JP29: +V3.3

## PCB STACK-UP

PCB THICKNESS: 1.6 mm

L1 TOP  
L2 VCC  
L3 GND  
L4 BOT

## IMPEDENCE

Single-Ended

27.4 OHM WIDTH

TOP/BOT 20 mils

37.5 OHM WIDTH

TOP/BOT 12 mils

42 OHM WIDTH

TOP/BOT 10 mils

55 OHM WIDTH

TOP/BOT 5 mils

Differential

70 OHM WIDTH/SPACE

TOP/BOT 9 mils/ 5 mils

90 OHM WIDTH/SPACE

TOP/BOT 7 mils/ 10 mils

100 OHM WIDTH/SPACE

TOP/BOT 5 mils/ 7 mils

## PCI INTERFACE

PCI\_REQ#

CB&1394 PCI\_REQ#0

MINIPCI PCI\_REQ#1

LAN PCI\_REQ#2

PCI\_GNT#

CB&1394 PCI\_REQ#0

MINIPCI PCI\_REQ#1

LAN PCI\_REQ#2

IDSEL

CB&1394 PCI\_AD21

MINIPCI PCI\_AD20

LAN PCI\_AD16

PCI\_INT#

CB&1394 PCI\_INTB/A/D#

MINIPCI PCI\_INTC/D#


LAN PCI\_INTC#

## POWER INTERFACE

| SIGNALS       | TYPE | POWER      |
|---------------|------|------------|
| CLK_EN#       | I    | +V3.3S_CLK |
| PM_PSI#       | O    | +VCCP      |
| VR_VID[5:0]   | O    | +VCCP      |
| CPU_VRON      | O    | +V3.3SUS   |
| VRM_PWRGD     | I    | +V3.3S     |
| PM_STPCPU#    | O    | +V3.3S     |
| CHG_LED       | I    | +5VLCM     |
| RST_BTN#      | O    | OD         |
| OTP_RESET#    | I    | +V5        |
| SHUT_DOWN#    | I    | AC_BAT_SYS |
| +5VLCM        | PWR  | +V5        |
| PM_SLPDLY_S3# | O    | +V3.3      |
| PM_SLP_S4#    | O    | +V3.3SUS   |
| BAT_LEARN     | I    | +V3.3      |
| BAT_LLOW#_OC  | I    | +V3.3      |
| BAT_IN#_OC    | I    | +V3.3      |
| ACIN_OC       | I    | +V3.3      |
| CHG_FULL_OC   | I    | +V3.3      |
| PM_DPRSLPVR   | O    | +V3.3S     |
| AC_APR_UC     | I    | +V5A       |
| +V5A          | PWR  | VREF5      |
| 3V_ON         | O    | OD         |
| AC_BAT_SYS    | PWR  | DC         |
| A/D_DOCK_IN   | PWR  | DC         |
| SMC_BAT       | IO   | +V3.3      |
| SMD_BAT       | IO   | +V3.3      |

## POWER PLANE

| POWER    | VOLTAGE | CURRENT            |
|----------|---------|--------------------|
| +VCCORE  | 1.46V   | 25A                |
| +VCCP    | 1.05V   | 2.4A(Max),1A(Real) |
| +V1.2S   | 1.2V    | 2.5A               |
| +V1.25S  | 1.25V   | 0.5A               |
| +V1.5S   | 1.5V    | 1.32A              |
| +V1.5SUS | 1.5V    | 64 mA              |
| +V1.8    | 1.8V    | 0.14A              |
| +V1.8S   | 1.8V    | 0.3 A              |
| +V2.5    | 2.5V    | 6.68A              |
| +V3.3S   | 3.3V    | 1.732A             |
| +V3.3    | 3.3V    | 1.515A             |
| +V3.3SUS | 3.3V    | 14 mA              |
| +V5S     | 5V      | 2.5A               |
| +V5      | 5V      | 3.75A              |
| +V5SUS   | 5V      | 0.5A               |
| +V12     | 12V     | 0.25A              |
| +V12S    | 12V     | 0.25A              |



Power On Sequence

1 → 12

| PCI Device              | IDSEL# | REQ/GNT# | Interrupts |
|-------------------------|--------|----------|------------|
| LAN_RTL8100CL           | AD22   | 2        | D          |
| CARD READER             | AD21   | 0        | B          |
| CARDBUS                 | AD21   | 0        | C          |
| 1394                    | AD21   | 0        | D          |
| MINIPCI ( 802.11a/b/g ) | AD20   | 1        | C,D        |

| SM-Bus Device             | SM-Bus Address  |
|---------------------------|-----------------|
| Clock Generator           | 1101001x ( D2 ) |
| SO-DIMM 0                 | 1010000x ( A0 ) |
| SO-DIMM 1                 | 1010010x ( A4 ) |
| Thermal Sensor ( SA56004) | 0101110x ( 5C ) |
| PIC                       | 1001001x ( 92 ) |

| SIS964L GPIO | SIGNAL NAME  | I/O    | Volt     |
|--------------|--------------|--------|----------|
| GPIO 0       |              | P-U    | +3.3VS   |
| GPIO 1       | NV_THERM#    | INPUT  | +3.3VS   |
| GPIO 2       | THRM_ALERT#  | INPUT  | +3.3VS   |
| GPIO 3       | EXTSMI#      | INPUT  | +3.3VS   |
| GPIO 4       | PM_CLKRUN#   | OUTPUT | +3.3VS   |
| GPIO 5       |              | P-U    | +3.3VS   |
| GPIO 6       | CPUFAN_SPD_A | INPUT  | +3.3VS   |
| GPIO 7       | BACK_OFF#    | OUTPUT | +3.3VAUX |
| GPIO 8       | PM_RI#       | INPUT  | +3.3VAUX |
| GPIO 9       | KBDSCI_3A    | INPUT  | +3.3VAUX |
| GPIO 10      | LID_963#_3A  | INPUT  | +3.3VAUX |
| GPIO 11      | PM_STPPCI#   | OUTPUT | +3.3VAUX |
| GPIO 12      | PM_STPCPU#   | OUTPUT | +3.3VAUX |
| GPIO 13      | SIO_SMI#     | INPUT  | +3.3VAUX |
| GPIO 14      | S3AUXSW#     | OUTPUT | +3.3VAUX |
| GPIO 15      | BT_ON        | P-L    | +3.3VAUX |
| GPIO 16      | 802_LED_EN#  | OUTPUT | +3.3VAUX |
| GPIO 17      | WLAN_ON#     | OUTPUT | +3.3VAUX |
| GPIO 18      | CB_SD#       | OUTPUT | +3.3VAUX |
| GPIO 19      | SM_CLK       | OUTPUT | +3.3VS   |
| GPIO 20      | SM_DATA      | I/O    | +3.3VS   |
| GPIO 21      |              | NC     | +3.3VAUX |
| GPIO 22      |              | NC     | +3.3VAUX |
| GPIO 23      |              | P-L    | +3.3VAUX |
| GPIO 24      |              | P-U    | +3.3VAUX |
|              |              |        |          |
|              |              |        |          |
|              |              |        |          |
|              |              |        |          |
|              |              |        |          |
|              |              |        |          |
|              |              |        |          |
|              |              |        |          |
|              |              |        |          |

| KBC GPIO | A6K           |  |
|----------|---------------|--|
| P23      | OP_SD#        |  |
| P22      | BAT_LEARN     |  |
| P21      | ( KB_P21 )    |  |
| P20      | KBCRSM        |  |
| P42      | ( WATCHDOG )  |  |
| P43      | CHG_FULL_OC   |  |
| P44      | KB_CPURST     |  |
| P45      | KB_GATEA20    |  |
| P46      | KBCSCI        |  |
| P47      | PM_CLKRUN#    |  |
| P50      | KBC_BAT_LLOW# |  |
| P51      | KEYDETECT1    |  |
| P52      | KEYDETECT2    |  |
| P53      | CLR_DJ#       |  |
| P54      | BAT_SEL       |  |
| P55      | BAT1_IN#_OC   |  |
| P56      | ( FAN_DA1 )   |  |
| P57      | ADJ_BL        |  |
| P67      | DJ_LED#       |  |
| P66      | SWDJ_EN#      |  |
| P65      | +VCORE        |  |
| P64      | ACIN_OC       |  |
| P63      | DISTP         |  |
| P62      | MARATHON#     |  |
| P61      | INTERNET#     |  |
| P60      | EMAIL#        |  |
| P75      | ( KB_CLK )    |  |
| P74      | ( MS_CLK )    |  |
| P73      | TPAD_CLK      |  |
| P72      | ( KB_DAT )    |  |
| P71      | ( MS_DAT )    |  |
| P70      | TPAD_DAT      |  |
| P77      | BAT_SMC       |  |
| P76      | BAT_SMD       |  |
| P27      | SCROLLLOCK#   |  |
| P26      | NUM_LED#      |  |
| P25      | CAP_LED#      |  |
| P24      | SET_PLTRSTNS# |  |
| P40      | EXT_SMI       |  |
| P41      | EMAIL_LED#    |  |

| FIRST SOURCE | SECOND SOURCE | NOTE                                                 |
|--------------|---------------|------------------------------------------------------|
| 05-001005111 | 05-001017122  | L5 NA10643                                           |
|              | 05-001005310  |                                                      |
| 06-006002411 | 06-006002001  |                                                      |
| 06-010008000 | 06-010008100  | L5 NA10601                                           |
| 06-017001000 | 06-017001200  |                                                      |
| 07-005000010 | 07-005000210  | L5 NA10473                                           |
|              | 07-005000410  |                                                      |
| 07-005261010 | 07-005357010  | Power RD Request                                     |
| 07-010303271 | 07-010303273  | L5 NA10603                                           |
| 07-010002501 | 07-010812500  |                                                      |
| 07-014150220 | 07-014150120  |                                                      |
| 07-016202032 | 07-016402032  |                                                      |
|              | 07-016102032  |                                                      |
| 09-013103013 | 09-013103010  | L5 NA10512                                           |
| 09-091090000 | 09-091090001  | L5 NA10512                                           |
|              | 09-091090005  |                                                      |
| 10-093111041 | 10-093111040  | L5 NA10334                                           |
| 10-124901000 | 10-12490100A  | L5 NA10298                                           |
| 10-12490560A | 10-124905600  |                                                      |
| 11-032310661 | 11-032310662  | For MC request                                       |
|              | 11-032310663  |                                                      |
| 11-033410400 | 11-033410401  | Follow L5G R2.0 2nd source                           |
|              | 11-033410405  |                                                      |
|              | 11-033410406  |                                                      |
| 11-033410500 | 11-033410502  |                                                      |
| 11-03B210620 | 11-0311110621 | L5 NA10407<br><br>*11-03B110623 for Power RD Request |
|              | 11-031210621  |                                                      |
|              | 11-03B110621  |                                                      |
|              | 11-03B110622  |                                                      |
|              | 11-03B210621  |                                                      |
|              | 11-03B110623  |                                                      |

REVISION LIST

POWER INTERFACE

SIGNALS      TYPE      POWER

POWER PLANE

| POWER     | VOLTAGE     | CURRENT |
|-----------|-------------|---------|
| +VCORE    | 0.7 - 1.55V | 27.3A   |
| +1.25V    | 1.25V       | 0.725A  |
| NVVDD     | 1.1/1.2V    | 8.62A   |
| +2.5V     | 2.5V        | 5.55A   |
| +1.8VAUX  | 1.8V        | 50mA    |
| +1.2P_VS  | 1.2V        | 1.875A  |
| +1.2VS    | 1.2V        | 635mA   |
| +1.8VS    | 1.8V        | 2.521A  |
| +1.8V     | 1.8V        | 415 mA  |
| +1.8FB_VS | 1.8V        | 2A      |
| +2.5VS    | 2.5V        | 0.035A  |
| +3.3V     | 3.3V        | 1.925A  |
| +3.3VS    | 3.3V        | 2.955A  |
| +5VS      | 5V          | 4.7A    |
| +5V       | 5V          | 3.865A  |
| +5VA      | 5V          | 0.05A   |
| +12V      | 12V         | 0.05A   |
| +12VS     | 12V         | 0.01A   |
| +3.3VAUX  | 3.3V        | 0.417A  |
| +3VA      | 3.3V        | 0.02A   |

IMPEDENCE

Single-Ended

27.4 OHM      WIDTH

TOP/BOT      22 mils  
IN1/IN3      16 mils

37.5 OHM      WIDTH

TOP/BOT      13.5 mils  
IN1/IN3      10 mils

42 OHM      WIDTH

TOP/BOT      11 mils  
IN1/IN3      8.5 mils

55 OHM      WIDTH

TOP/BOT      6 mils  
IN1/IN3      5 mils

75 OHM      WIDTH

TOP/BOT      2.5 mils  
IN1/IN3      2 mils

Differential

70 OHM      WIDTH/SPACE

TOP/BOT      8 mils/ 4 mils  
IN1/IN3      8 mils/ 3.5 mils

90 OHM      WIDTH/SPACE

TOP/BOT      5 mils/ 5 mils  
IN1/IN3      5 mils/ 5 mils

100 OHM      WIDTH/SPACE

TOP/BOT      4 mils/ 6 mils  
IN1/IN3      4.25 mils/ 5.75 mils

PCI INTERFACE

PCI\_REQ#

CB&1394      PCI\_REQ#0

MINIPCI      PCI\_REQ#1

LAN      PCI\_REQ#2

IDSEL

CB&1394      PCI\_AD21

MINIPCI      PCI\_AD20

LAN      PCI\_AD22

PCIe Device

PEG

NVIDIA      NV44M

PCIe Giga NIC

N/A

PCB STACK-UP

PCB THICKNESS: 1.6 mm

L1 TOP

L2 VCC

L3 IN1

L4 IN2

L5 GND

L6 BOT

SIGNAL      IN:      AVIDT[0:4]      PAGE 49  
CORE\_ON  
COREFB  
COREFB#

OUT:      +VCORE\_PG

POWER      IN:      AC\_BAT\_SYS  
+5V0  
+3.3VS

OUT:      +VCORE

SIGNAL      IN:      VLDT\_ON      PAGE 50  
+2.5VREF  
SUSC#\_PWR  
DDR\_PWRGD  
+1.2VS\_PG

POWER      IN:      +5VA0  
+12V  
+3V0  
+3VAUX  
+2.5V0  
+1.25V  
+3.3V  
+5V0  
+1.8V0

OUT:      +3VA  
+1.8VAUX  
+1.25V  
+1.2VS  
+1.2P\_VS

SIGNAL      IN:      SUSC#\_PWR      PAGE 51  
OUT:      2.5V\_1.8V\_PG

POWER      IN:      AC\_BAT\_SYS  
+3.3VS  
+5VA0

OUT:      +2.5V  
+1.8V

SIGNAL      IN:      SUSC#\_PWR      PAGE 52  
OTP\_RESET#  
SHUT\_DOWN#  
AUX\_ON

OUT:      3V\_5V\_PWRGD

POWER      IN:      AC\_BAT\_SYS  
+3VA  
+3.3VS  
+VCC\_GMCH\_CORE  
+5VA0

OUT:      +5VA  
+5V0  
+12V0  
+3V0

