


C90S 2.0G

2007_0206_0030

- 1 BLOCK Diagram
- 2 HISTORY
- 3 Power Sequence
- 4 CLKGEN-ICS9LPR364AGLF-T
- 5 NB-945_1
- 6 NB-945_2
- 7 NB-945_3
- 8 NB-945_4
- 9 NB-945_5
- 10 LGA775-1
- 11 LGA775-2
- 12 LGA775-3
- 13 LGA775-4
- 14 DDRII_1-DIMMs
- 15 DDRII_2-Termination
- 16 MXM Interface
- 17 MXM Power & GND
- 18 NBIO_1-LVDS & Inverter
- 19 NBIO_2-CRT
- 20 NBIO_3-SVIDEO
- 21 NBIO_4-HDMI Connector
- 22 SB-ICH7-1
- 23 SB-ICH7-2
- 24 SB-ICH7-3
- 25 SB-ICH7-4
- 26 SBIO_1-SATA_HDD & IDE_ODD
- 27 SBIO_2-USB & DAUGHTER
- 28 SBIO_3-Bluetooth & G-Sensor
- 29 SBIO_4-EXPRESS CARD
- 30 SBIO_5-Mini Card1-Wireless
- 31 SBIO_6-Mini Card2-MINICARD
- 32 SBIO_7-TPM/Debug/I2C_GPIO
- 33 PCIE-ESATA-JMB360
- 34 PCIE-GLAN-Marvell 88E8056
- 35 MDC&RJ45/RJ11
- 36 Audio_1-Realtek ALC888
- 37 Audio_2-Speaker / MicA
- 38 Audio_3-Phone Jack
- 39 PCI-Reader-R5C833
- 40 PCI-Reader-Connector
- 41 EC-IT8511E
- 42 ECIO_1-ISA ROM & KB & TP
- 43 ECIO_2-FAN
- 44 LED & SW
- 45 DC IN & BAT IN & Discharge
- 46 Screw Hole & Nut
- 47 EMI CAP
- 48 POWER_FLOWCHART
- 49 POWER_CHARGER
- 50 POWER_SYSTEM
- 51 POWER_VCORE
- 52 POWER_I/O_DDR & VTT
- 53 POWER_I/O_+3VA
- 54 POWER_GOOD_DETECTOR
- 55 POWER_LOAD SWITCH



Rev	Date	Description
1.0	04/10/06	1. Initial release.(From Z84F)
1.1	08/08/06	1. Change Audio Codec from AD1988B to ALC888(Page 35) 2. Change AJ2, AJ3 to Azalia type 3. Correct RN2 Connection 4. Add PR5312, PR5313 to fix NANYA DIMM S3 fail issue(Page 62) 5. MXM_PWROK : remove R80(Page 19, Page 28) 6. PR5308 change to 1.2K 1% 0603(Page 62) 7. Change Inverter Connector type (12pin) & Pin define CON7(Page 22) 8. Remove : AR1, AR6, AR7, AR8, AR13, AR14, AR15, AR18, AR19, AR21, AR22, AR34, AC1, AC2, AC4, AC5, AC7, AC8, AC11, AC13, AC23, AC25, AC26, AC27, AU2, AQ6, AQ7, AQ9, AQ12 Add : AC81-AC85, AR71, ARN3, AD3, AD4, AL16
	08/10/06	1. Remove T100-T118(Page 41) 2. Add PU5901, PC5905, PC5906 for CIR Power(Page 64) 3. PR5308 change to 150K 1% 0603, PC5312 change to 1500PF 0603(Page 62) 4. Add PR5060, PR5061(Page 61) 5. PR5114 change to 27K 1% 0603(Page 60) 6. PR5722 change to 22K 1% 0603, Stuff PR5721(Page 59) 7. R77 change to 4.7K, Pull to +5VCHG for AC_OK(Page 20) 8. Change connection of L23, L24 9. Change CON18 P/N 10. Add D30, D31, D32, C175, C176, R136(Page 28)
	08/11/06	1. Add Audio Amp. AU100, AR100-AR103, AC100-AC107, non-stuff AC41(Page 36) 2. AC82 change to 1uF 0603, Add AU2, AC23, AC86, AC87, AR72, AR73, AJP1, AJP2, Remove AC12 3. Change MXM SMBus connection to EC, SMB1_CLK, SMB1_DAT(Page 28, Page19)
1.2	08/29/06	1. Change eSATA Controller from SiI3531 to JMB360(Page 31)
1.0G	11/03/2006	1. C90 1.0G Gerber out
1.1G	11/03/2006	ME modify 1. <P46>MB_PAD1 change to None PTH type 2. <P42>Fingerprint & TouchPad Connector change to 12G18340120F 3. <P27>DAUGHTER change to 40PIN 12G171010404 4. <P18>LVDS change to 30PIN 12G17001030P

Rev	Date	Description

<Variant Name>



Title : History

ASUSTek Computer INC.

Engineer: Chad Lai

Size

Custom

Project Name


C90S

Date


Rev

2.00


Sheet 2 of 55










* EXP_SLR : PCIe16 Lane Reversal Strap Selection
0 : Reverse
1 : Normal (IPU)




BOM stuff
02G010009200









CPU_GTLREF0-1 Voltage Divider


The circuit for CPU_GTLREF0-1 consists of a 10M resistor (HR2) connected between GTLREF01_10MIL and the divider input. The divider is formed by a 100ohm resistor (HR2) and a 1uF 8.3V capacitor (HC2) in parallel. The output of the divider is connected to GTLREF01 and VTTOUT_R. A 1240hF 1% capacitor (HR3) is connected between VTTOUT_R and GND.


CPU_GTLREF2-3 Voltage Divider

The circuit for CPU_GTLREF2-3 consists of a 10M resistor (HR6) connected between GTLREF23_10MIL and the divider input. The divider is formed by a 100ohm resistor (HR6) and a 1uF 8.3V capacitor (HC3) in parallel. The output of the divider is connected to GTLREF23 and VTTOUT_R. A 1240hF 1% capacitor (HR7) is connected between VTTOUT_R and GND.

		Title : LGA775-1	
ASUSTek Computer INC.		Engineer: Chad Lai	
Size A3	Project Name C90S	Rev 2.0G	
Date: 星期三, 二月 30, 2007		Sheet	10 of 55

CPUC






CPUPE

CPUG

CPUF



ASUS Logo

ASUSTek Computer INC.

Size: A3

Project Name: C90S


Date: 08-01-2007

Sheet: 19 of 59

Title: LGA775-4

Engineer: Chad Lai

Rev: 2.00





5	4	3	2	1					
MXM Connector Pin Definition									
Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name
1	PWR_SRC	2	1V8RUN	111	PEX_RX1	112	PEX_TX1#	221	DVI_A_TX1
3	PWR_SRC	4	1V8RUN	113	GND	114	PEX_TX1	223	GND
5	PWR_SRC	6	1V8RUN	115	PEX_RX0#	116	GND	225	DVI_A_TX0#
7	PWR_SRC	8	1V8RUN	117	PEX_RX0	118	PEX_TX0#	227	DVI_A_TX0
9	PWR_SRC	10	1V8RUN	119	GND	120	PEX_TX0	229	GND
11	PWR_SRC	12	1V8RUN	121	PEX_REFCLK#	122	PRSNT1#		
13	PWR_SRC	14	1V8RUN	123	PEX_REFCLK	124	TV_C/HDTV_Pr		
15	PWR_SRC	16	RUNPWROK	125	CLK_REQ#	126	GND		
17	GND	18	5VRUN	127	PEX_RST#	128	TV_Y/HDTV_Y/TV_CVBS		
19	GND	20	GND	129	RSVD	130	GND		
21	GND	22	GND	131	RSVD	132	TV_CVBS/HDTV_Pb		
23	GND	24	GND	133	SMB_DAT	134	GND		
25	PEX_RX15#	26	PRSNT2#	135	SMB_CLK	136	VGA_RED		
27	PEX_RX15	28	PEX_TX15#	137	THERM#	138	GND		
29	GND	30	PEX_TX15	139	VGA_HSYNC	140	VGA_GRN		
31	PEX_RX14#	32	GND	141	VGA_VSYNC	142	GND		
33	PEX_RX14	34	PEX_TX14#	143	DDCA_CLK	144	VGA_BLU		
35	GND	36	PEX_TX14	145	DDCA_DAT	146	GND		
37	PEX_RX13#	38	GND	147	IGP_RSVD	148	LVDS_UCLK#		
39	PEX_RX13	40	PEX_TX13#	149	IGP_RSVD	150	LVDS_UCLK		
41	GND	42	PEX_TX13	151	IGP_RSVD	152	GND		
43	PEX_RX12#	44	GND	153	IGP_RSVD	154	LVDS_UTX3#		
45	PEX_RX12	46	PEX_TX12#	155	IGP_RSVD	156	LVDS_UTX3		
47	GND	48	PEX_TX12	157	AC/BATT#	158	SPDIF		
49	PEX_RX11#	50	GND	159	IGP_RSVD	160	LVDS_UTX2#/DVI_C_TX5#		
51	PEX_RX11	52	PEX_TX11#	161	IGP_RSVD	162	LVDS_UTX2/DVI_C_TX5		
53	GND	54	PEX_TX11	163	IGP_RSVD	164	GND		
55	PEX_RX10#	56	GND	165	IGP_RSVD	166	LVDS_UTX1#/DVI_C_TX4#		
57	PEX_RX10	58	PEX_TX10#	167	IGP_RSVD	168	LVDS_UTX1/DVI_C_TX4		
59	GND	60	PEX_TX10	169	IGP_RSVD	170	GND		
61	PEX_RX9#	62	GND	171	IGP_RSVD	172	LVDS_UTX0#/DVI_C_TX3#		
63	PEX_RX9	64	PEX_TX9#	173	IGP_RSVD	174	LVDS_UTX0/DVI_C_TX3		
65	GND	66	PEX_TX9	175	GND	176	GND		
67	PEX_RX8#	68	GND	177	IGP/DVI_B_CLK#	178	LVDS_LCLK#/DVI_C_TXC#		
69	PEX_RX8	70	PEX_TX8#	179	IGP/DVI_B_CLK	180	LVDS_LCLK/DVI_C_TXC		
71	GND	72	PEX_TX8	181	DVI_B_HPD/GND	182	GND		
73	PEX_RX7#	74	GND	183	RSVD	184	LVDS_LTX3#		
75	PEX_RX7	76	PEX_TX7#	185	RSVD	186	LVDS_LTX3		
77	GND	78	PEX_TX7	187	GND	188	GND		
79	PEX_RX6#	80	GND	189	IGP/DVI_B_TX2#	190	LVDS_LTX2#/DVI_C_TX2#		
81	PEX_RX6	82	PEX_TX6#	191	IGP/DVI_B_TX2	192	LVDS_LTX2/DVI_C_TX2		
83	GND	84	PEX_TX6	193	GND	194	GND		
85	PEX_RX5#	86	GND	195	IGP/DVI_B_TX1#	196	LVDS_LTX1#/DVI_C_TX1#		
87	PEX_RX5	88	PEX_TX5#	197	IGP/DVI_B_TX1	198	LVDS_LTX1/DVI_C_TX1		
89	GND	90	PEX_TX5	199	GND	200	GND		
91	PEX_RX4#	92	GND	201	IGP/DVI_B_TX0#	202	LVDS_LTX0#/DVI_C_TX0#		
93	PEX_RX4	94	PEX_TX4#	203	IGP/DVI_B_TX0	204	LVDS_LTX0/DVI_C_TX0		
95	GND	96	PEX_TX4	205	DVI_A_HPD	206	GND		
97	PEX_RX3#	98	GND	207	DVI_A_CLK#	208	DDCC_DAT		
99	PEX_RX3	100	PEX_TX3#	209	DVI_A_CLK	210	DDCC_CLK		
101	GND	102	PEX_TX3	211	GND	212	LVDS_PPEN		
103	PEX_RX2#	104	GND	213	DVI_A_TX2#	214	LVDS_BL_BRGHT		
105	PEX_RX2	106	PEX_TX2#	215	DVI_A_TX2	216	LVDS_BLEN		
107	GND	108	PEX_TX2	217	GND	218	DDCB_DAT		
109	PEX_RX1#	110	GND	219	DVI_A_TX1#	220	DDCB_CLK		
5	4	3	2	1					

ASUS

ASUSTek Computer INC.

Size: 14.1mm x 8.8mm x 2.95mm

Customer: C90S

Project Name: MXM PWR & GND

Engineer: Chad Lai

Rev: 2.05

Date: 11/11/2007

Sheet: 17 of 55

ASUS

ASUSTek Computer INC.

Size

Project Name

Rev

Custom

C90S

2.03

Date: 2007.10.26


Sheet 17 of 55

<Variant Name>

Title : MXM PWR & GND


Engineer: Chad Lai

LCD Power





BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.

PANEL ID1 = 1 : WSXGA+ 1680x1050
PANEL ID1 = 0 : WXGA 1280x800
PANEL ID0 RESERVE FOR VENDOR






LCD LVDS Connector




<Variant Name>



ASUS		Title : LVDS & INVERTER	
ASUSTek Computer INC.		Engineer: Chad Lai	
Size	Project Name	Rev	
A3	C90S	2.0G	
Date: 08-05-2007	Sheet	18	of 55



ASUS		Title : CRT	
ASUSTek Computer INC.		Engineer: Chad Lal	
Size	A3	Project Name	C90S
Date	11/10/2007	Sheet	19 of 59





TV OUT Connector



ESD Diode, Place close to Connector


<Variant Name>			
ASUS		Title : TV-OUT Connector	
ASUSTek Computer INC.		Engineer: Chad Lai	
Size	Project Name		Rev
Custom	C90S		2.00
Date: 2022.05.30.2022		Sheet 20 of 55	

Choke : TDK ACM2012 preferred





ESD Diode, Place close to Connector

HDMI Connector




<Variant Name>		ASUS®		Title : HDMI Connector	
ASUSTek Computer INC.		Engineer: Chad Lal		Rev 2.03	
Size	Project Name	C90S		Date: 2007.08.20	
Custom				Sheet 21 of 55	














ODD






All close to USB connectors









<Variant Name>		Title : USB CONN	
ASUS		Engineer: Chad Lai	
Size	Project Name	Rev	
A3	C90S	2.0G	
Date: 11/11/2007	Sheet 27	of 55	

Bluetooth Connector




G-Sensor



3.0G



!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V





<Variant Name>		
		Title : NEWCARD
ASUSTek Computer INC.		Engineer: Chad Lai
Size Custom	Project Name C90S	Rev 2.00
Date: 星期五, 五月 30, 2007		Sheet 29 of 55



<Variant Name>

ASUS		Title : MINI CARD	
ASUSTek Computer INC.		Engineer: Chad Lal	
Size	Project Name		Rev
Custom	C90S		2.03
Date: 2007.05.30		Sheet 30 of 55	



TPM Connector

The diagram illustrates the connection between the TPM module and the LPC1114 microcontroller. The TPM module is connected to the microcontroller via a 12G16080020J connector. The connections are as follows:

- Power Supply:**
 - GND is connected to the microcontroller's GND pin.
 - +3V is connected to the microcontroller's +3V pin.
 - +3VS is connected to the microcontroller's +3VS pin.
- Data Lines:**
 - CLK_33M (TPM) is connected to the microcontroller's CLK_33M pin.
 - TPM_FRAME# is connected to the microcontroller's TPM_FRAME# pin.
 - P_LST_RST# is connected to the microcontroller's P_LST_RST# pin.
 - LPC_AD0 is connected to the microcontroller's LPC_AD0 pin.
 - LPC_PDI# is connected to the microcontroller's LPC_PDI# pin.
- TPM Module:**
 - The TPM module is labeled 12G16080020J.
 - It has pins for CLK_33M, TPM_FRAME#, P_LST_RST#, LPC_AD0, and LPC_PDI#.
 - The TPM module is connected to the microcontroller's TPM1 pin via a 10KOhm pull-up resistor.

Debug Connector

DEBUG

12 SIDE1 13

11 11

10 10

9 9

8 8

7 7

6 6

5 5

4 4

3 3

2 2

1 SIDE2 14

FPC CON 12P

(23,41) LPC_AD0 << >>

(23,41) LPC_AD1 << >>

(23,41) LPC_AD2 << >>

(23,41) LPC_AD3 << >>


(23,41) LPC_FRAME# << >>

(4) CLK_33M_DBG << >>

+3VS

GND

Bottom
Contact(notice
pin1 location)
12G183301208



I2C GPIO Controller

ASUS C90S

TPM & I2C GPIO Controller




Engineer: Chad Lai

ASUSTek Computer INC.

Project Name






Size Custom **Rev** 2.0G

Date 11/11/2007 **Sheet** 32 of 55



PCIE X1 Interface

The diagram illustrates the PCIE X1 Interface. It shows a central vertical line representing the interface. On the left side, there are four signal lines labeled: (22) PCIE_LAN_RXN, (22) PCIE_LAN_RXP, (22) PCIE_LAN_TXN, and (22) PCIE_LAN_TXP. On the right side, there are two signal lines labeled: C PCIE_LAN_RXN and C PCIE_LAN_RXP. Above the interface, there are two voltage levels indicated: 0.1UF/16V and 0.1UF/16V. The diagram also shows a LC1 component and a 1:2 ratio.



EEPROM

AT24C08AN

Pin Connections:



- Pin 1: A0
- Pin 2: A1
- Pin 3: WP
- Pin 4: A2
- Pin 5: SCL
- Pin 6: GND
- Pin 8: +3VSUS

Resistors:

- LR1: 2.7kOhm
- LR2: 2.7kOhm

Other Labels:


- IPU
- LAN ECK
- LAN EEDA



Differential Termination

The diagram illustrates differential termination for four signal pairs (A, B, C, D). Each pair consists of a driver (LC16, LC17, LC18, LC19) and a receiver (LR4-LR11). The drivers are connected to the receivers via signal lines. Each driver output is terminated with a 1000PF/50V capacitor. Each receiver input is terminated with a 49.90ohm resistor. The termination resistors are connected to a common ground plane. The signal lines are color-coded: red for A, blue for B, green for C, and yellow for D.

Signal Pair	Driver	Driver Output	Receiver	Receiver Input	Termination Resistor	Termination Voltage
A	LC16	1000PF/50V	LR4	49.90ohm	2	1% L MODI A+
A	LC16	1000PF/50V	LR5	49.90ohm	2	1% L MODI A-
B	LC17	1000PF/50V	LR6	49.90ohm	2	1% L MODI B+
B	LC17	1000PF/50V	LR7	49.90ohm	2	1% L MODI B-
C	LC18	1000PF/50V	LR8	49.90ohm	2	1% L MODI C+
C	LC18	1000PF/50V	LR9	49.90ohm	2	1% L MODI C-
D	LC19	1000PF/50V	LR10	49.90ohm	2	1% L MODI D+
D	LC19	1000PF/50V	LR11	49.90ohm	2	1% L MODI D-



MARVELL
LAN+_1.2VSB

LAN+1.2VSB

LR12
2.7KOhm

LQ2
2SB1424

LC20
10UF/16V


LC21
1000PF/50V

LC22
10UF/10V

P_LAN+_1.2VSB_CTRL



LAN+1.2VSB

GND




Compensation

The diagram shows a circuit for compensation. A red line labeled **LAN_RSET** is connected to a blue resistor labeled **LR13**. The resistor has a value of **4.99KOhm** and a tolerance of **1%**. The other end of the resistor is connected to a ground symbol labeled **GND**.



LOM Enabled

The diagram shows a circuit for enabling LOM. A 3V3V_SUS supply is connected to the top of a 2.7K Ohm resistor (LR15). The bottom of the resistor is connected to the LOM_EN pin.





Pin	MDI			MDIX		
	100BASE-T	100BASE-TX	10BASE-T	100BASE-T	100BASE-TX	10BASE-T
MDI-PIN0	Rx_D0	TX0	TX0	Rx_D0	Rx0	Rx0
MDI-PIN1	Rx_D1	Rx0	Rx1	Rx_D1	TX1	TX1
MDI-PIN2	Rx_D2	unused	unused	Rx_D2	unused	unused
MDI-PIN3	Rx_D3	unused	unused	Rx_D3	unused	unused


		Title : Marvell 88E8056	
ASUSTek Computer INC.		Engineer: Chad Lai	
Size A3	Project Name C90S	Rev 2.0G	
Date: 星期二, 九月 30, 2007		Sheet 34	of 55



ASUS		Title : Marvell 88E8056	
ASUSTek Computer INC.		Engineer: Chad Lai	
Size A3	Project Name C90S	Rev 2.0G	
Date: 星期二, 九月 30, 2007	Sheet	34	of 55





Audio Amp.



GAIN Setting



GAIN0	GAIN1	Av (inv)	Input Impedance
0	0	6dB	90k ohm
0	1	10dB	70k ohm
1	0	15.6dB	45k ohm
1	1	21.6dB	25k ohm




Internal MIC Amp.







FL = 33.86kHz, FH = 22.5kHz

Place Near INTMIC Connector





1394




ASUS		Title 1394 CON	
ASUSTek Computer INC.		Engineer: Chad Lal	
Size A3	Project Name C90S	Rev 2.0G	
Date: 01/05/2007	Sheet 40	of 52	

ISA ROM

EC Hardware Strapping

[FA3/ BADDR1 : FA2/ BADDR0]

00: PNPCNG Access Register Pair Are 002Eh and 002Fh
01: PNPCNG Access Register Pair Are 004Eh and 004Fh
10: PNPCNG Access Register Pair Are Determined by
EC Domain Registers SWCBALR and SWCBAHR.
11: Reserved



Note: Sampled at VSTBY Power Up Reset



FA4/ PPEN

1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM

0: Disable Shared Memory with Host BIOS
1: Enable Shared Memory with Host BIOS



BIOS:05G001204043


Keyboard Connector




12G182002501

R1.1G : Change to 130123002501
same with E37 & E98

FOR EMI/ESD



Fingerprint & TouchPad Connector



<Variant Name>



Title : ISA FLASH ROM

ASUSTek Computer INC

Engineer: *Chad Lai*



Size

Custom	C90S
--------	------

Date: 星期三, 五月 30, 2018


Sheet 42 of 55

R1.1 : Add DC FAN solution



<Variant Name>


ASUS		Title : Touch Pad & KB	
ASUSTek Computer INC.		Engineer: Chad Lai	
Size	Project Name	Rev	
Custom	C90S	2.00	
Date: 2007.05.30	Sheet 43 of 55		




<Variant Name>












ASUS		Title : LED & SW	
ASUSTek Computer INC.		Engineer: Chad Lai	
Size	Project Name	Rev	
Custom	C90S	2.0G	
Date: 2007.05.30	Sheet 44	of 55	


DC-IN Connector




BAT-IN Connector









AC_IN Threshold 2.048Vmax A/D_DOCK_IN > 17.44V active

Setting the Adapter Input Current Limit

Adapter lin(max) = [0.075V/Rsense(ADin)]*[VCLS/VREF]
VCLS= 2.865V

Adaptor Max. Current :

PR807=20K PR812 = 178K; Ilimit = 4.5A; 81W
PR807=27K PR812 = 47K; Ilimit = 3.175A; 60W

Setting the Charge Voltage

$$V_{batt} = Cell * \{ V_{ref} + [(V_{CTL} - 1.8V) / 9.52] \}$$

$$V_{CTL} = 1.588V \Rightarrow V_{batt} = 4.2V$$

Setting the Charge Current

Charge Current $I_{chg} = [0.075V/R_{sense}(CHG)] \cdot [V_{ICTL}/3.6V]$
 $R_{sense}(CHG) = 15m\ \Omega$

Pre-Charging Mode :

$V_{ic1} = 0.107V \sim 0.109V$

Battery Cell Selection :

BATSEL_2P# = 1, 3 Cells; Vct1 = 2.084V


BATSEI 2P# = 0.6 or 9 Cells: Vc11 = 2.111V

$$\Rightarrow I_{\text{charge}} = 2.9329 \text{ A}$$

PR814=120K PR813 = 120K; Icharge = 2.9329A


Mode pin : Vmode > 2.8V (tie to LDO pin) ----> 4 Cells
2.0 > Vmode > 1.6V (floating) ----> 3 Cells
0.8 > Vmode (tie to GND) ----> Learning mode
VICTL < 0.8V or DCIN < 7V --> Charger Disable

MAX8725_REF : 4.2235V
MAX8725_LDO : 5.4V




<Variant Name>

		Title : POWER_CHARGER
ASUSTek Computer INC.		Engineer:
Size	Project Name	Rev
C	C90S	2.0
Date:	2007. 04. 30	Sheet 49 of 55



Rev 3.0G footprint



Vcore_sel1	Vcore_sel1	Voltage
L	L	VID-150mV
X	L	VID-50mV
L	X	VID-150mV
X	X	VID

L-GND

PM_DPSRSLVR	STP_CPU	PM_PSW	MODE
0	1	1	3 phase CCM
1	0	0	2 PHASE DCM


Title : POWER_SYSTEM

Engineer:



Rev: 3.0G

Date: 10/10/2010


+3VAO / 100mA



For CIR Power






+2.5VS / 2A



<Variant Name>

ASUS		Title : POWER_IQ_+3VA & +2.5V	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
Custom	C90S	2.00	
Date: 2022.05.20.2022		Sheet	53 of 53

Power Good Detector




Near NB & SB


<Variant Name>

ASUS		Title : POWER_PROTECT	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
Custom	C90S	2.00	
Date: 2022.05.30		Sheet 54 of 55	

SUSB#_PWR POWER



SUSC#_PWR POWER



<Variant Name>

		Title : POWER_LOAD SWITCH	
ASUSTek Computer INC.		Engineer:	
Size A3	Project Name C90S	Rev 2.0G	
Date: 風曆三 五月 30, 2007	Sheet 55	of 55	