

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	/	
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	/	
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	/	
47	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	/	
172	TMR10/WUI2/GPC4	ACIN_OC#	I
175	GPC5	/	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	EC_IDE_RST#	O
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4//GPD2	BUF_PLT_RST#	O
31	ECSC1#/GPD3	EXT_SC#	I
41	GPD4	RF_ON_SW#	I
42	GINT/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	GAIN_AMP#_K	O
87	ADC4/GPE0	COLOREN#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	MARATHON#	I
90	ADC7/GPE3	DISTP_SW#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	BT_ON#	O
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	
115	PS2DAT1/GPF3	/	
116	PS2CLK2/GPF4	TP_CLK	I/O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	INSTANTON#	I
113	FA16/GPG0	FA16_SWAP	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	O
55	GPH2	CPUPWR_GD#	O
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	ICH7_PWROK	O
149	GPI1	/	O
152	GPI2	/	
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INTH#	I
AC21	GPIO06	BTLED_ON	O
AC18	GPIO07	WLAN_LED_EN	O
E21	GPIO08	EXTSMI#	I
E20	GPIO09	/	
A20	GPIO10	WLAN_ON#	O
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	/	
R4	GPIO14	/	
E22	GPIO15	CB_SD#	O
AC22	GPIO16	PM_DPRS LPVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STP_PC#	STP_PC#	O
AH18	GPIO19/SATA1GP	TP_LEDON	O
AF21	GPIO20/STP_CPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	CPU_SELECT	O
A13	GPIO22/REQ4#	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	/	
R3	GPIO24	/	
D20	GPIO25	/	
A21	GPIO26/EL_RSVD	/	
B21	GPIO27/EL_STATE0	BT_DET#	
E23	GPIO28/EL_STATE1	/	
C3	GPIO29/OC#5	USB_OC#5	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC#7	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
AC19	GPIO33/AZ_DOCK_EN#	/	
U2	GPIO34/AZ_DOCK_RST#	/	
AD21	GPIO35	PANEL_ID0	I
AH19	GPIO36/SATA2GP	PANEL_ID1	I
AE19	GPIO37/SATA3GP	PCB_ID0	I
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O


PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD16	2	C
R5C832 CARD READER	AD17	0	C
R5C832 1394	AD17	0	B
R5C841 CARD READER	AD18	1	C
R5C841 1394	AD18	1	B
Mini PCI Card	AD19	3	G,H

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)

GMCH Strapping

CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)




CFG[13:12] : GMCH Test Mode

00 = Partial CLK Gating Disable
01 = XOR Mode Enable
10 = All Z Mode Enable
11 = Normal Operation (D)


CFG7 : CPU Strap

0 = DT/Transpotable CPU
1 = Mobile CPU (D)




CFG15 : ICH RESET Disable

0 = ICH Reset Disable
1 = Normal Operation (D)




CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)



CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




CFG10 : HOST PLL VCO Select

0 = Reserved
1 = Mobility (D)



CFG18 : VCC Select

0 = 1.05V (D)
1 = 1.5V




CFG11 : PSB 4x CLK Enable

0 = 4x Enable
1 = 8x Enable (D)





CFG19 : DMI Lane Reversal


0 = Normal Operation (D)
1 = Lanes Reversed







Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




































E	D	C	B	A
D				D
C				C
B				B
A				A
E	D	C	B	A

		Title: Schematic page name	
ASUSTek COMPUTER INC		Engineer: Frank Wang	
Size	Project Name	Rev	
Custom	F3F	2.1	
Date: Thursday, May 25, 2006		Sheet	25 of 89






阻抗37.5Ohm <== ==> 阻抗75Ohm OR W= 4 mil




PLACE ESD Diodes near VGA port




LCD Backlight Control

LCD LVDS Interface

LCD Power



Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"




INVERTER Interface/Speaker CONN.


BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.

PANEL ID1 = 1 : WSXGA+ 1680x1050
PANEL ID1 = 0 : WXGA 1280x800



PANEL ID0 RESERVE FOR VENDOR






TV OUT




PLACE ESD Diodes near TV port



PLACE ESD Diodes near AV_IN port









Thermal Sensor







DC FAN Control











SHUT_DOWN#









*All termination resistors should be near chip

MDC CONN.



LAN CONN.



5					4					3					2					1				
D																								
C																								
B																								
A																								
ASUSTeK COMPUTER INC																								
Title : Schematic page name																								
Engineer: Frank Wang																								
Size		Project Name																						
Custom		F3F																						
Date: Thursday, May 25, 2006		Rev 2.1																						
Sheet 42 of 89																								





Title : Schematic page name




Engineer: Frank Wang

Size	Project Name	Rev
Custom	F3F	2.1



Date: Thursday, May 25, 20061Sheet 42 of 89










!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V





20.01



5					4					3					2					1				
D																								
C																								
B																								
A																								
ASUS® ASUSTeK COMPUTER INC Size Custom Project Name F3F Rev 2.1 Date: Thursday, May 25, 2006 Sheet 54 of 89																								




Title : Schematic page name

Engineer: Frank Wang


SizeProject NameRev

CustomF3F2.1


Date: Thursday, May 25, 20061Sheet54 of 89




For Touch-Pad



For Keyboard






ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


00: PNPCNG Access Register Pair Are 002Eh and 002Fh
10: PNPCNG Access Register Pair Are 004Eh and 004Fh
01: PNPCNG Access Register Pair Are Determined by
EC Domain Registers SWCBALR and SWCBAHR.
11: Reserved



Note: Sampled at VSTBY Power Up Reset



FA4/ PPEN

0: Normal
1: KBS Interface Pins Are Switched to Parallel Port
Interface for In-System Programming




FA5/ SHBM

0: Disable Shared Memory with Host BIOS
1: Enable Shared Memory with Host BIOS




For LED


For POWER LED




For BATTERY LED




for Cap. Lock




for Num Lock




For SATA/IDE LED




For WireLess LED




for Scroll Lock




for Touch Pad






For BT LED




DC IN





BAT IN









Without Battery & Pull out Adaptor




For Debug






For TPM Module





5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


		Title :	
<OrgName>		Engineer: Frank Wang	
Size	Project Name	Rev	
Custom	F3F	2.1	
Date: Thursday, May 25, 2006		Sheet	73 of 89




For Bluetooth





For Side SW








C5028 & C5029 for transient response

Close to Phase 1 Inductor






+3VAO




+2.5VS




POWER PATH & BAT_LEARN


- AC_IN Threshold 2.048Vmax AID_DOCK_IN
> 17.44V active
Adapter In(max) = $[0.075V_{RSENSE}/ADIN][V_{CLVS}/V_{REF}]$
 $R_{SENSE}/ADIN=0.02\text{ ohm}$
 $V_{CLVS}=3.683V$
=> In(max)=3.27A
=> Constant Power = $19 \cdot 3.27 = 62.13W$
=> $R_{5708}=10K,R_{5714}=68.1K$
- Charge Current $I_{CHG} = [0.075V_{RSENSE}/CHG][V_{ICTL}/3.6V]$
 $R_{SENSE}/CHG=0.025\text{ ohm}$
 $V_{ICTL}=3.012V \Rightarrow I_{CHG} = 2.51A$
 $V_{ICTL}=1.687V \Rightarrow I_{CHG} = 1.4A$
- $V_{BATT} = \text{Cell} * (V_{REF} - (V_{ICTL} - 1.8V) / 9.52)$
 $V_{ICTL} = 1.594V$
=> $V_{BATT} = 4.2V (4.20188V)$
- Mode pin : $V_{MODE} > 2.8V$ (pin to LDO pin) => 4 Cells
 $2.8 > V_{MODE} > 1.6V$ (floating) => 3 Cells
 $0.8 > V_{MODE}$ (pin to GND) => Learning mode
- $V_{ICTL} < 0.8V$ or DGN < TV => Charger Disable
- Precharge current=150mA
 $V_{ICTL_pre-2p} = 0.188V \Rightarrow I_{CHG} = 157mA$
 $V_{ICTL_pre-1p} = 0.179V \Rightarrow I_{CHG} = 149mA$




BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF



BATTERY A/D_SD# (OVP)





POWER GOOD DETECTOR





TPC28T	PT6003	1	VRM_PWRGD
TPC28T	PT6004	1	DDR_PWRGD
TPC28T	PT6005	1	3V_5V_PWRGD
TPC28T	PT6006	1	1.05V_1.5V_PWRGD


SUSC#_PWR POWER




SUSB#_PWR POWER







FOR POWER TEST



Rev	Date	Description
1.0	11/28/2005	1. Initial release.
1.1	01/13/2006	1. For RF Switch disable, BT can't detect by Wireless console issue, add BT detect pin. Page 17,74. 2. Change C676,C677 Package size. Page 41. 3. Fix 1394 connector pin reverse issue. Page 46. 4. Fix Battery connector ping reverse issue. Page 64. 5. Add Capacity CE20, C53, C54, C55, C56, C57, C58, for 3DMark screen become to one color and hang issue. Page 11. 6. Change L51 Package size. Page 29. 7. Change X1 & X6 for cost down. Page 15,55. 8. Remove Fan 3 pin design circuit. Page 33,55. 9. Fix debug connector pin reverse issue. Page 66. 10. Fix LID Switch can't disable backlight issue, change NB BL_EN net name to BKLTEN. Page 9,29. 11. Fix VSUS_ON_PWR and SUSC#PWR Net connect issue. Page 88. 12. Remove Cardbus PME signal for R5C832. Page 45. 13. Add AC Adaptor Voltage Error Signal to EC, and EC will show the abnormal by LED. Page 55. 14. Remove L107,D37,CE17,CE18 for cost down. Page 58. 15. Change Connector CON15,J2,CON11,CON17,CON27,CON22&CON7&CON8,J3&J4. Page 28,53,41,48,68,31,22,64. 16. Modify Audio schematic Change C578,C579 to 0.47UF and remove R403,R404,R405,R398,R399,R408,R409,R410,C603,C604. Page 52,53. 17. Change R351 to 22 ohm. Page 15. 18. Add C59 for EMI. Page 47. 19. Charger circuit add component. Page 83. 20. Change TPLED_ON GPIO pin from GPIO19 to GPIO14 and R55 10K ohm pull low. Page 17. 21. Depop circuit remove OP_SD# control function. Page 53,55. 22. Add Mic. Preamplifier circuit. Page 52. 23. Change CE9,CE10 position for pop noise. Page 53. 24. Add buffer U5 for HSYNC and VSYNC of CRT signal. Page 9,28. 25. Add RN28,R156 near debug connector to be LPC terminal resistor. Page 66. 26. Change R233,R234,R235,R236 to L107,L108,L109,L110 for EMI. Page 53.
2.0		1. Colay Audio circuit for STAC9200 and ALC660. Remove Mic. Pre-Amplifier circuit. Page 52,53. 2. Modify minicard latch connector to nut.(H57,H58) Page 43. 3. Change SATA Connector. Page 68. 4. Add +3V LDO circuit for TV_DAC Power. Page 12.

Rev	Date	Description
		5. Remove R96,R97,R524 for Fan circuit. Page 33. 6.Add some test point for factory request. 7.Change BT_ON# from SB GPIO to EC GPIOE7. Page 17,55. 8.Add MOS for EC leakage of electricity issue.Page 55. 9.Change BT logic power from +3VS to +3V for WHQL S3 test .Page 76. 10.For Lan -ve test issue,add terminal resistor near the transformer .Page 41. 11.For ACZ RST will let Sigmatel codec GPIO0 high issue, add C177 to deploy depop time to avoid pop from speaker .Page 53.
2.1	04/24/2006	1.Change internal Mic. bias voltage from +5V_AUDIO to +2.5VS. Page 52. 2.Add D52,D53 to protect EC. Page 55. 3.Add C178,C179 for new card clock. Page 48. 4.Add H1,H2 for Fan. Page 70. 5.Remove RN2,RN3 for Vcore VID. ESD Request. Page 5. 6.Add R87 for moat issue. Page 53.