






F5R BLOCK DIAGRAM








R1.1





CPU +VCCORE
Mid-Frequency
Capacitors





+VCCORE Low-Freq Capacitor
Intel: 330UF *6
ATI: 330UF *6
R1F: 330UF *4
A7J: 330UF *5
F5X: 330UF *5
+VCCORE Mid-Frequency Capacitor
Intel: 22UF *32
ATI: 10UF *26
R1F: 22UF *16
A7J: 22UF*29 use 19
A6RF: 22UF*21 use 21
F5X: 10UF *21 use 19
+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4
A7J: 220UF *1, 0.1UF *6
A6RF: 220UF *1, 0.1UF *6
F5X: 220UF *1, 0.1UF *6




+VCCA
Decoupling
Capacitors



Thermal Sensor



DC FAN Control




Route H_THERMDA and H_THERMDC on the same layer


-----OTHER SIGNALS
15 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
15 mils
-----OTHER SIGNALS

Avoid FSB,Power




<Variant Name>


		Title : <u>THER SENSOR & FAN</u>	
ASUSTeK COMPUTER INC		Engineer: <u>Chris_Liu,Andy_Guo</u>	
Size	Project Name	F5R	Rev 1.1
Custom			
Date: <u>Monday, July 31, 2006</u>		Sheet <u>4</u> of <u>71</u>	






STRAPS






LCD Backlight Control

LCD Power



Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"


LCD LVDS Interface



INVERTER Interface

BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.

BIOS
INV_DA: KBC output
D/A signal (adjust
voltage level) to
adjust Back light.












PN:12G171010206

<Variant Name>




PLACE ESD Diodes near
VGA port




<Variant Name>


ASUS		Title : CRT	
ASUSTeK COMPUTER INC		Engineer: Chris Liu, Andy Guo	
Size	Project Name	F5R	Rev
Custom			1.1
Date: Monday, July 31, 2006		Sheet	11 of 71

TOP




<Variant Name>



















06-07

	SB600
R1501	562 OHM 1%
R1511	2.05K 1%
R1512	0 ohm












<Variant Name>



NOTE: R1925 PU RESISTOR FOR RTC_IRQ# IS REQUIRED FOR SB600 TOKEEP THE INPUT FROM FLOATING.

REQUIRED STRAPS

	SB600				SB460	
	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	ROM TYPE: H, H = PCI ROM H, L = LPC I ROM L, H = LPC II ROM L, L = FWH ROM
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4 DEFAULT	DEFAULT	NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]









DEBUG STRAPS



	IDE_DACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

SB460 ONLY SB600 ONLY




SB600 ONLY
NOTE: FOR SB460, PCI_AD23 IS RESERVED




PLACE termination close to source IC






BCLK	FSB	BSEL1	BSEL0
133	533	L	L
166	667	L	H








Schematic diagram of a 3-wire resistor network. Three resistors, labeled R2115, R2116, and R2117, are connected in parallel. Each resistor has a value of 00hm. The network is connected to GND and AUD pins.




SPEAKER CONNENT







INTMIC_A:GND_AUDIO
: W/P/X = 12/5/15mils



modify 0605




Pre-AMP For Test Function






PLCC32 Socket
PN:12G04300032F

SST-PLCC32 4Mbits Flash ROM
PN:05G001027221




ISA ROM


FA2/ BADDR0 & FA3/ BADDR1
00: PNPCNG Access Register Pair Are 002Eh and 002Fh
10: PNPCNG Access Register Pair Are 004Eh and 004Fh
01: PNPCNG Access Register Pair Are Determined by
EC Domain Registers SWCBALR and SWCBAHR.
11: Reserved




FA5/ SHBM
0: Disable Shared Memory with Host BIOS
1: Enable Shared Memory with Host BIOS



FA4/ PPEN
0: Normal
1: KBS Interface Pins Are Switched to Parallel Port
Interface for In-System Programming







Reserved R to connect
to +3VSUS for Wake on
WLAN function!

FOR SWAP

modify 0607

06/07

!ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V






PN:12G161300261

06/07


PN:12G21C102604

<Variant Name>

ASUS		Title : NEWCARD	
ASUSTeK COMPUTER INC		Engineer: Chris Liu, Andy Guo	
Size	Project Name	Rev	
Custom	F5R	1.1	
Date: Monday, July 31, 2006	Sheet	29	of 71



Reserve EEPROM to configure system parameters such as LUN Settings, LED Configuration,...etc




	IO_R3010	IO_R3011
SD/MMC only	No Stuff	No Stuff
xD/SD/MMC/MS/MS-Pro Combo Support CPU C3 State	No Stuff	4.7K
SD/MMC/MS/MS-Pro Combo Don't Support CPU C3 State	4.7K	No Stuff
SD/MMC/MS/MS-Pro Combo Don't Support CPU C3 State	4.7K	4.7K


IO_R41 should be present if system doesn't use EEPROM to configure LED.

Through these pull-high resistors, EEPROM can be saved if no other requirement about other parameters.


FOR SWAP
modify 0601




<Variant Name>




<Variant Name>			
		Title : *	
ASUSTeK COMPUTER INC		Engineer: <u>Chris_Liu,Andy_Guo</u>	
Size	Project Name		Rev
Custom	F5R		1.1
Date:	Monday, July 31, 2006	Sheet	31 of 71



modify 0512




PATA





Dafult

SATA

CD-ROM



ODD_CSEL
Pull-Up: CDRM as Slave
Pull-Down: CDRM as Master











P/N:
12G16121050N

update 05 18

<Variant Name>



ASUS		Title : HDD & CD-ROM	
ASUSTeK COMPUTER INC		Engineer: Chris Liu, Andy Guo	
Size	Project Name	Rev	
Custom	F5R	1.1	
Date: Monday, July 31, 2006		Sheet 32 of 71	





<Variant Name>

ASUS		Title : USB CONN	
ASUSTeK COMPUTER INC		Engineer: <i>Chris_Liu, Andy_Guo</i>	
Size	Project Name	Rev	
Custom	F5R	1.1	
Date: Monday, July 31, 2006	Sheet	33	of 71



For POWER LED





BATTERY LED





Num Lock





Cap Lock





SATA/IDE LED





WireLess LED



Scroll Lock




BT LED






<Variant Name>



ASUS		Title : LED	
ASUSTeK COMPUTER INC		Engineer: Chris Liu, Andy Guo	
Size	Project Name	Rev	
Custom	F5R	1.1	
Date: Monday, July 31, 2006	Sheet	34	of 71




RESET SW.





For Bluetooth



For Side SW




<Variant Name>



System Power Sequence
 +VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/1.5VSUS
 RSMRST# -> SUSC# -> SUSB# -> VCCLAN -> LANPWROK
 -> V5REF -> PWROK -> GMCH -> VCCP -> VCORE
 SUSSTAT# -> PCIRST#


CPU : +VCORE, +VCCP, +1.05VS
 NB : +1.05VS, +1.2VS, +2.5V, +VCCP
 SB : +1.2VSUS, +3.3VSUS, +VCCP, +1.5VS, +3.3VS
 DDR : +1.8V, +0.9VS

Debug Port




<Variant Name>


ASUS		Title : DISCHARGE CKT	
ASUSTeK COMPUTER INC		Engineer: Chris Liu, Andy Guo	
Size	Project Name	Rev	
Custom	F5R	1.1	
Date: Monday, July 31, 2006	Sheet	37	of 71




FOR CPU




FOR Mini card




FOR MDC




FOR FAN




Power SW.




Marathon SW.





Disable Touch Pad SW.






Internet SW.




IstantON SW.



Touch-Pad





3

C

B

A

D

C

B

A

<Variant Name>



Title : *

ASUSTeK COMPUTER INC

Engineer: *Chris_liu,Andy_Guo*


Size	Custom
------	--------

Project Name	F5R
--------------	------------

Rev
1.1

Date: Monday, July 31, 2006

Sheet 41 of 71



<Variant Name>



Title : *

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Project Name	Rev
Custom	F5R	1.1

Date: Monday, July 31, 2006Sheet 43 of 71

D

C

B

A

<Variant Name>



Title : *

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Custom
------	--------



Project Name	F5R
--------------	-----

Rev
1.1

Date: Monday, July 31, 2006

Sheet 44 of 71

For TPM Module



change list:																							
06-05-12	1. page16, add another thermal sensor schematic according to ATI demo schematic. 2.page32. delete PATA HDD connector according to ME request 3. page 12.13.17.add mem_sensor according to ATI demo schematic	06-06-06	Page 5 Add resistor R514 accordintg to Frank's suggestion Page 8 Add resistor R828 accordintg to Frank's suggestion Page 23 Add resistor R2311 for EMI request Page 23 change GND to GND_AUDIO for EMI request Page 3 Add C330 and C331 for EMI suggestion Page 65 connect PR6507 pin 2 to +12VS Page 24 delete Q2407 for repeat Page 29 Add R2905,unmout d2901 for cost down Page 21 change U2102 for cost down Page 20 change U2001 for thermal request																				
06-05-15	1.Add the ITP function on page 2,20,24. 2.Page 24 delete the PWRLIMIT# net (power part has delete the power limit function)	06-06-07	Page 29 Modify the CON2901 schematic Page 14 delete RN1405,CN1405 Page 16 connect VIN4 to R2902 for newcard shut down Page 17 connect USB_OC#8 to D2904,D2905 FOR NEW CARD DETECT Page 29 ADD R2902, D2904,D2905 page 38 change pad3819 connect to GND for EMI request Page 29 swap USB_PP6 and USB_PN6																				
06-05-16	1.connect BATSEL_3S# to EC pin 40																						
05-06-17	1.pag39 delete sw3904 according to markeeting spec 2. page 22 add L2210 for layout request 3.add L2303 for layout request																						
06-05-18	1.page 32 update ODD connector CON3203 P/N 2.PAGE 29 modify NEWCARD connector U2902 P/N																						
06-05-19	1.page 32 update SATA connector CON3202 P/N																						
06-05-22	1. page 5 change R510 to D501 according to F5X 2.page5 ADD R513 according to F5X 3.page 8 Remove L809,C811 according to ATI demo schematic 4. page10 mount L1011,unmount L1015 due to using the D/A inverter 5. page 15 remove R1524 due to SB600 (for Yonah)do not support H_PROCHOT 6. page 16 mount R1604 according to ATI suggestion 7.Page 17 add R1733,R1733 according to ATI suggestion 8.Page 30mount U3001,C3009 according to F5X 9.Page 38 add screw hole and pad 10.Page 42 exchange TWSI_SCA and TWSI_SCL	06-08	page4 change CE401 P/N for hight limit																				
06-05-23	1.Page27 Add R2708 pull up resistor for Attansic request 2.Page27 change C2702,C2703 to close to CON2702	R1.1	Page3 DNI CE301,CE302,CE303,CE304,CE305 Page4 R401,R406 change to 0 ohm Page5 R513 cahnge to 220K ohm,Mount R514, DNI R511 Page8 add (L809 and C811)DNI for RC610 Page16 X1601 change to PN:07G010Q02501 for cost Page22 R2201,R2203 change to 0ohm DNI R2205,R2206 chenge U2201 P/N for cost down page 24 R2404 change to 4.7Kohm Page27 R2708 change to 0 ohm,change CON2702 P/N Page28 Mount Q2803 for BIOS request Page30 R3011,R3012 change to 0 ohm according to attansic demo schematic Page32 C3201,C3202 change to 0.01u Page39 Reverse CON3901 pin definition for ME request Page42 X4201 change to PN:07G010Q02501 for cost down Page 2 change R227 pull-up resistor from 200 ohm resistor to 470 ohm resistor according ATI suggestion Page 5 remove D502 (for SB600,it is no need) Page 8 chang Q803 from N-MOS to P-MOS,add Q804 for correction Page11 correct HSYNC YSYNC the ESD prodection diodes connect to +5VS instead of +3vs. page 15 add 8.2Kohm 5% pull-down resistor on A_RST# to ensure a logic low at initial power-on. Page 16 Please leave pin SATA_RX1/2/3+/- unconnected, do not connected them to ground according to ATI suggestion Page 16 remove R1609,RN1601according to ATI suggestion Page 17 change R1730,R1731,R1732 pull-up resistor to +3.3VSUS page 38 add EMI finger page 16 change C1611,C1612 from 24pf to 10pf																				
06-05-24	1.page12 modify CON1201 P/N																						
06-05-25	1.Page38 add H3826 for lock fan 2. delete some screw hole and add pad3820,pad3821																						
06-05-26	1.page 38 add screw hole H3815 H3816																						
06-05-29	1.page 17 exchange net USB_PP5 and USB_PP3,exchange net USB_PN5 and USB_PN3 2.page 24 connect RF_ON_SW# to EC pin 25 3.page16 connect net BT_ON# to SB600 GPIO47 4.page 16connect net 802_LED_EN to GPIO55 5.page 16 connect net BT_LED_EN to GPIO56																						
06-05-30	1.page 22 connect con2202 pin 5,pin6 to GND_AUDIO																						
06-06-01	1.Page 29 swap USB_PP6 and USB_PN6 2.Page 30 swap USB_PP7 and USB_PN7 3.Page 17 add pull up resistor R1735 and R1736,decoupling capacitor C1709 and C1710 on the USB_OC#01,USB_OC#23 4.Page17 add test point T1725,T1726 5.Page8 add test point T813																						
06-06-05	1.page38 change H3807 P/N 2.page22 delete net GND JACK 3.page23 delete net GND JACK and JP2302																						
		<Variant Name> <table><tr><td colspan="2"></td><td colspan="2">Title : change list</td></tr><tr><td colspan="2">ASUSTeK COMPUTER INC</td><td colspan="2">Engineer: Chris_liu,Andy_Guo</td></tr><tr><td>Size</td><td>Project Name</td><td colspan="2">Rev</td></tr><tr><td>Custom</td><td>F5R</td><td colspan="2">1.1</td></tr><tr><td colspan="2">Date: Monday, July 31, 2006</td><td>Sheet</td><td>46 of 71</td></tr></table>				Title : change list		ASUSTeK COMPUTER INC		Engineer: Chris_liu,Andy_Guo		Size	Project Name	Rev		Custom	F5R	1.1		Date: Monday, July 31, 2006		Sheet	46 of 71
		Title : change list																					
ASUSTeK COMPUTER INC		Engineer: Chris_liu,Andy_Guo																					
Size	Project Name	Rev																					
Custom	F5R	1.1																					
Date: Monday, July 31, 2006		Sheet	46 of 71																				

D

C

B

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Custom
------	--------

Project Name	F5R
--------------	------------

Rev
1.1

Date: Monday, July 31, 2006

Sheet 47 of 71

D

C

C

B

6

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Custom
------	--------

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 48 of 71

D

C

C

B

6

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size
Custom

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 49 of 71

D

C

B

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Custom
------	--------

Project Name	F5R
--------------	-----

Rev
1.1

Date: Monday, July 31, 2006

Sheet 50 of 71

3

C

B

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Custom
------	--------

Project Name	F5R
--------------	------------

Rev	
1.1	

Date: Monday, July 31, 2006

Sheet 51 of 71

D

C

C

B

6

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size
Custom

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 52 of 71

3

C

B

A

D

C

B

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: *Chris_liu,Andy_Guo*

Size	Custom
------	--------

Project Name	F5R
--------------	------------

Rev
1.1

Date: Monday, July 31, 2006

Sheet 53 of 71

D

C

C

B

6

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size
Custom

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 54 of 71

D

C

C

B

6

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Custom
------	--------

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 55 of 71

D

C

C

B

6

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size
Custom

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 56 of 71

D

3

C

c

B

E

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size
Custom

Project Name	F5R
--------------	------------

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 57 of 71

D

C

C

B

6

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size
Custom

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 58 of 71

3

C

B

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size	Custom
------	--------

Project Name	F5R
--------------	------------

Rev
1.1

Date: Monday, July 31, 2006

Sheet 59 of 71

D

3

C

c

B

E

A

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo

Size
Custom

Project Name	F5R
--------------	-----

Rev	1.1
-----	-----

Date: Monday, July 31, 2006

Sheet 60 of 71

D

C

B

A

<Variant Name>



Title : GPIO SETTING

ASUSTeK COMPUTER INC

Engineer: Chris_liu,Andy_Guo


Size	Custom
------	--------





Project Name	F5R
--------------	------------


Rev	
1.1	


Date: Monday, July 31, 2006


Sheet 61 of 71












BATTERY IN DETECT



24 ACIN_OC#

