





6 H\_A016.31  
6 H\_A016.32  
6 H\_A016.17




T203

H\_DP01.63 6






68.75% pull-up to Vcc1.05  
If PROCHOT is not used, then it must be terminated with a 56 pull-up resistor to VCCP.  
If PROCHOT is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 Ohm 75%.

|              |        |       |        |
|--------------|--------|-------|--------|
| YUNAH FSB667 |        |       |        |
|              | Min    | Typ   | Max    |
| VCCP         | 0.997V | 1.05V | 1.102V |
|              | Min    | Typ   | Max    |
| ICCP         |        |       | 2.5A   |



**Layout Note:**  
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of  $Z_0=27.4\ \Omega$ .  
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.  
These resistors should be placed within 2 inch of the CPU.







|                    |   |   |          |
|--------------------|---|---|----------|
| CLK_ITP_BCLK       |   | 2 | C404     |
| CLK_ITP_BCLK#      | 1 | 1 | 10PF 50V |
| CLK_CPU_BCLK#      |   | 2 | C401     |
| CLK_CPU_BCLK       |   | 1 | 10PF 50V |
| CLK_CPU_BCLK#      |   | 2 | C432     |
| CLK_NB_BCLK        |   | 1 | 10PF 50V |
| CLK_NB_BCLK#       |   | 2 | C412     |
| CLK_PCIE_NB        |   | 2 | C418     |
| CLK_PCIE_NB#       |   | 1 | 10PF 50V |
| CLK_PCIE_SB#       |   | 2 | C443     |
| CLK_PCIE_SB        |   | 1 | 10PF 50V |
| CLK_PCIE_SB#       |   | 2 | C409     |
| CLK_PCIE_SB#       |   | 1 | 10PF 50V |
| PCIE_REFCLK        |   | 2 | C420     |
| PCIE_REFCLK        |   | 1 | 10PF 50V |
| CLK_PCIE_MINICARD  |   | 2 | C405     |
| CLK_PCIE_MINICARD# |   | 1 | 10PF 50V |
| CLK_PCIE_MINICARD# |   | 2 | C405     |
| CLK_PCIE_MINICARD# |   | 1 | 10PF 50V |
| CLK_PCIE_NEWCARD   |   | 2 | C419     |
| CLK_PCIE_NEWCARD   |   | 1 | 10PF 50V |



## Thermal Sensor



## DC FAN Control



**Route H\_THERMDA and H\_THERMDC on the same layer**

## -----OTHER SIGNALS

**20 mils**

```
=====GND
```

**10 mils**

---

10 mils

---

**10 mils**

=====GND



**20 mils**

## -----OTHER SIGNALS








**Avoid FSB,Power**

#### 4 Pin fan

PN:12G17000004B



D



A

















A



D


C


B

A
















M\_CLK\_DDR2

C1303

10PF/50V




M\_CLK\_DDR#2


M\_CLK\_DDR3

C1309

10PF/50V

M\_CLK\_DDR#3
























3-3.6V  
S0-S1 M: 410  
mA(Max. 500 mA)


























|      | PCBREV3 | PCBREV2 | PCBREV1 | PCBREV0 |
|------|---------|---------|---------|---------|
| R1.0 | 0       | 1       | 0       | 0       |
| R1.1 | 0       | 1       | 0       | 1       |
| R2.0 | 1       | 0       | 0       | 0       |
| R2.1 | 1       | 0       | 0       | 1       |
|      |         |         |         |         |
|      |         |         |         |         |
|      |         |         |         |         |



|       |             |
|-------|-------------|
| USB 0 | USB Conn.   |
| USB 1 | USB Conn.   |
| USB 2 | USB Conn.   |
| USB 3 | USB Conn.   |
| USB 4 | CCD         |
| USB 5 | Bluetooth   |
| USB 6 | Newcard     |
| USB 7 | Card Reader |





















P/N:12G340003810



Pre-AMP For Test Function






## For IT8510 Core IC

TQFP Package PN:060042003021

TVNBA Package PN:060042003030




## For Pull-up/Pull-down




## For IT8510 Power




## For Xtal







## For EC reset



## For EC Hardware Strap



## For Instant Key



## For Battery

### Single Battery

BAT1\_CNT1#, BAT1\_CNT2#,  
BAT2\_CNT1#, BAT2\_CNT2#  
don't connect to Battery  
Connector.


### Dual Battery

BAT1\_CNT1#, BAT1\_CNT2#,  
BAT2\_CNT1#, BAT2\_CNT2#  
must connect to Battery  
Connector.


#### Note:

When we plug in or plug out the  
battery, it may cause a spike to  
damage the EC and gas gauge. It  
needed to add these varistors to  
protect those pins.


close to connector




## For External PS/2 I/F



## For Keyboard



## For Switch



#### Note:

This LID\_EC# is a signal  
from inverter board, it is  
easy to cause high voltage  
damage when plugging  
inverter board connector to  
M/B with AC present. It  
needed to add bidirectional  
diode to protect this pin.

### PWR SWITCH


### LID SWITCH

### RF SWITCH



Layout  
note: close to  
connector

## For 4M bits ISA ROM



#### Note:


If you use 8M bits ROM, you need  
to connect FA19 to EC side.

PLCC32 Socket  
PN:12G04300032F

SST-PLCC32 4Mbits Flash ROM  
PN:05G01027221


<Variant Name>

| ASUS                      |              | Title : KB&ISA ROM     |       |
|---------------------------|--------------|------------------------|-------|
| ASUSTek COMPUTER INC. NB1 |              | Engineer: Kaxidy Jiang |       |
| Size                      | Project Name | Rev                    |       |
| Custom                    | F5V          | 1.0                    |       |
| Date: 2007-11-23 2007     |              | Sheet 31               | of 34 |




Default







## SATA





## CD-ROM





<Variant Name>





## For POWER LED





## BATTERY LED






## Num Lock





## Cap Lock




## SATA/IDE LED






## WireLess LED



## Scroll Lock



## BT LED






<Variant Name>

|                                                                                       |              |                               |     |
|---------------------------------------------------------------------------------------|--------------|-------------------------------|-----|
|  |              | Title : LED                   |     |
| ASUSTeK COMPUTER INC                                                                  |              | Engineer: <u>Kaxidy Jiang</u> |     |
| Size                                                                                  | Project Name |                               | Rev |
| Custom                                                                                | F5V          |                               | 1.0 |
| Date: 第 18 页, 四月 23, 2007                                                             |              | Sheet 34 of 94                |     |




|                                                                                     |              |                           |          |
|-------------------------------------------------------------------------------------|--------------|---------------------------|----------|
|  |              | Title : <b>BLANK</b>      |          |
| ASUSTek Computer INC                                                                |              | Engineer: <i>Hawk Zhu</i> |          |
| Size                                                                                | Project Name |                           | Rev      |
| B                                                                                   | <b>FSV</b>   |                           | 1.0      |
| Date: 08/23/2007                                                                    |              | Sheet                     | 35 of 94 |

## LAN PORT






**MDC**







## Touch-Pad


R1.1



### For Bluetooth




*For Side SW*




<Variant Name>


# Power SW.




# Marathon SW.




# Disable Touch Pad SW.




# Internet SW.



# IstantON SW.




# RESET SW.




<Variant Name>






|                      |              |                       |       |
|----------------------|--------------|-----------------------|-------|
| <b>ASUS</b>          |              | Title : SWITCH        |       |
| ASUSTeK COMPUTER INC |              | Engineer: Kaxidy Jang |       |
| Size                 | Project Name | Rev                   |       |
| Custom               | F5V          | 1.0                   |       |
| Date: 08/23/2007     | Sheet        | 39                    | of 94 |

# For TPM Module







above ODD connector




**FOR MDC**



**FOR FAN**



**For EMI**




R2.0 change to P/N:13GN9980M090-1 for high limit




|   |   |   |   |   |   |
|---|---|---|---|---|---|
|   | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |   |
| C |   |   |   |   |   |
| B |   |   |   |   |   |
| A |   |   |   |   |   |

|                                                                                     |                            |                                     |                   |
|-------------------------------------------------------------------------------------|----------------------------|-------------------------------------|-------------------|
|  |                            | Title : <b>BLANK</b>                |                   |
| ASUSTeK COMPUTER INC. NB1                                                           |                            | Engineer: <b><i>Kaxidy/Hawk</i></b> |                   |
| Size<br><b>A</b>                                                                    | Project Name<br><b>F5V</b> |                                     | Rev<br><b>1.0</b> |
| Date: <b>星期一, 四月 23, 2007</b>                                                       |                            | Sheet <b>43</b> of <b>94</b>        |                   |



|                                                                                     |                     |                              |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|
|  |                     | <b>Title :</b> BLANK         |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |
| Size<br>A                                                                           | Project Name<br>F5V | Rev<br>1.0                   |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 44 of 94               |



Title : **BLANK**


ASUSTeK COMPUTER INC. NB1

Engineer: ***Kaxidy/Hawk***

| Size                   | Project Name | Rev            |
|------------------------|--------------|----------------|
| <b>A</b>               | <b>F5V</b>   | <b>1.0</b>     |
| Date: 星期一, 四月 23, 2007 |              | Sheet 45 of 94 |

9 PCIEG\_RXP1[15..0]  
9 PCIEG\_RXN[15..0]  
9 PCIEENB\_RXP1[15..0]  
9 PCIEENB\_RXN[15..0]

4 PCIE\_REFCLK+  
4 PCIE\_REFCLK-




U4601A

PART 1 OF 7


P  
C  
I  
-  
E  
X  
P  
R  
E  
S  
S  
I  
N  
T  
E  
R  
F  
A  
C  
E


Calibration

|             |      |            |      |             |       |   |   |               |
|-------------|------|------------|------|-------------|-------|---|---|---------------|
| PCIEG_RXP0  | A033 | PCIE_RX0P  | AG31 | PCIEG_TXP0  | C4601 | 1 | 2 | PCIEENB_RXP0  |
| PCIEG_RXN0  | A033 | PCIE_RX0N  | AG30 | PCIEG_TXN0  | C4602 | 1 | 2 | PCIEENB_RXN0  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP1  | A035 | PCIE_RX1P  | AF31 | PCIEG_TXP1  | C4603 | 1 | 2 | PCIEENB_RXP1  |
| PCIEG_RXN1  | A034 | PCIE_RX1N  | AF30 | PCIEG_TXN1  | C4604 | 1 | 2 | PCIEENB_RXN1  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP2  | A035 | PCIE_RX2P  | AF28 | PCIEG_TXP2  | C4605 | 1 | 2 | PCIEENB_RXP2  |
| PCIEG_RXN2  | A034 | PCIE_RX2N  | AF27 | PCIEG_TXN2  | C4606 | 1 | 2 | PCIEENB_RXN2  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP3  | AG35 | PCIE_RX3P  | AD31 | PCIEG_TXP3  | C4607 | 1 | 2 | PCIEENB_RXP3  |
| PCIEG_RXN3  | AG34 | PCIE_RX3N  | AD30 | PCIEG_TXN3  | C4608 | 1 | 2 | PCIEENB_RXN3  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP4  | AE33 | PCIE_RX4P  | AD28 | PCIEG_TXP4  | C4609 | 1 | 2 | PCIEENB_RXP4  |
| PCIEG_RXN4  | AE33 | PCIE_RX4N  | AD27 | PCIEG_TXN4  | C4610 | 1 | 2 | PCIEENB_RXN4  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP5  | AE35 | PCIE_RX5P  | AB31 | PCIEG_TXP5  | C4611 | 1 | 2 | PCIEENB_RXP5  |
| PCIEG_RXN5  | AE34 | PCIE_RX5N  | AB30 | PCIEG_TXN5  | C4612 | 1 | 2 | PCIEENB_RXN5  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP6  | AG35 | PCIE_RX6P  | AB28 | PCIEG_TXP6  | C4613 | 1 | 2 | PCIEENB_RXP6  |
| PCIEG_RXN6  | AG34 | PCIE_RX6N  | AB27 | PCIEG_TXN6  | C4614 | 1 | 2 | PCIEENB_RXN6  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP7  | AC35 | PCIE_RX7P  | AA31 | PCIEG_TXP7  | C4615 | 1 | 2 | PCIEENB_RXP7  |
| PCIEG_RXN7  | AC34 | PCIE_RX7N  | AA30 | PCIEG_TXN7  | C4616 | 1 | 2 | PCIEENB_RXN7  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP8  | AB33 | PCIE_RX8P  | AA28 | PCIEG_TXP8  | C4617 | 1 | 2 | PCIEENB_RXP8  |
| PCIEG_RXN8  | AB33 | PCIE_RX8N  | AA27 | PCIEG_TXN8  | C4618 | 1 | 2 | PCIEENB_RXN8  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP9  | AA35 | PCIE_RX9P  | W31  | PCIEG_TXP9  | C4619 | 1 | 2 | PCIEENB_RXP9  |
| PCIEG_RXN9  | AA34 | PCIE_RX9N  | W30  | PCIEG_TXN9  | C4620 | 1 | 2 | PCIEENB_RXN9  |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP10 | V35  | PCIE_RX10P | W28  | PCIEG_TXP10 | C4621 | 1 | 2 | PCIEENB_RXP10 |
| PCIEG_RXN10 | V34  | PCIE_RX10N | W27  | PCIEG_TXN10 | C4622 | 1 | 2 | PCIEENB_RXN10 |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP11 | W35  | PCIE_RX11P | V31  | PCIEG_TXP11 | C4623 | 1 | 2 | PCIEENB_RXP11 |
| PCIEG_RXN11 | W34  | PCIE_RX11N | V30  | PCIEG_TXN11 | C4624 | 1 | 2 | PCIEENB_RXN11 |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP12 | V33  | PCIE_RX12P | V28  | PCIEG_TXP12 | C4625 | 1 | 2 | PCIEENB_RXP12 |
| PCIEG_RXN12 | U33  | PCIE_RX12N | V27  | PCIEG_TXN12 | C4626 | 1 | 2 | PCIEENB_RXN12 |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP13 | U35  | PCIE_RX13P | U31  | PCIEG_TXP13 | C4627 | 1 | 2 | PCIEENB_RXP13 |
| PCIEG_RXN13 | U34  | PCIE_RX13N | U30  | PCIEG_TXN13 | C4628 | 1 | 2 | PCIEENB_RXN13 |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP14 | T35  | PCIE_RX14P | U28  | PCIEG_TXP14 | C4629 | 1 | 2 | PCIEENB_RXP14 |
| PCIEG_RXN14 | T34  | PCIE_RX14N | U27  | PCIEG_TXN14 | C4630 | 1 | 2 | PCIEENB_RXN14 |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |
| PCIEG_RXP15 | R35  | PCIE_RX15P | R31  | PCIEG_TXP15 | C4631 | 1 | 2 | PCIEENB_RXP15 |
| PCIEG_RXN15 | R34  | PCIE_RX15N | R30  | PCIEG_TXN15 | C4632 | 1 | 2 | PCIEENB_RXN15 |
|             |      |            |      |             |       | 1 | 2 | 0.1uF/16V     |



<Variant Name>









|    |           |           |
|----|-----------|-----------|
| 51 | ODTA0     | ODTA0     |
| 51 | ODTA1     | ODTA1     |
| 51 | RAS0A0    | RAS0A0    |
| 51 | RAS0A1    | RAS0A1    |
| 51 | CAS0A0    | CAS0A0    |
| 51 | CAS0A1    | CAS0A1    |
| 51 | WEA0A     | WEA0A     |
| 51 | WEA1A     | WEA1A     |
| 51 | CKEA0     | CKEA0     |
| 51 | CKEA1     | CKEA1     |
| 51 | CSA0_0#   | CSA0_0#   |
| 51 | CSA1_0#   | CSA1_0#   |
| 51 | CSA1_0#   | CSA1_0#   |
| 51 | CLKA0     | CLKA0     |
| 51 | CLKA0#    | CLKA0#    |
| 51 | CLKA1     | CLKA1     |
| 51 | CLKA1#    | CLKA1#    |
| 51 | WDQSA7_0# | WDQSA7_0# |
| 51 | RDQSA7_0# | RDQSA7_0# |
| 51 | DOMA7_0#  | DOMA7_0#  |
| 51 | MDA0S_0#  | MDA0S_0#  |
| 51 | MAA12_0#  | MAA12_0#  |

|    |        |        |
|----|--------|--------|
| 51 | MA_BA0 | MA_BA0 |
| 51 | MA_BA1 | MA_BA1 |

PLACE MVREF DIVIDERS  
AND CAPS CLOSE TO  
ASIC




<Variant Name>



|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 50 of 94               |            |



+BBP = +1.5V



LTPVSS18 DVSSDI TPVSS MPVSS  
PCIE\_PVSS PVSS A2VSSQ AVSSQ  
\*

280 mA  
+2.5V

280 mA  
+1.8V

250 mA  
+3V

LLLTDDR TO:1.8V OR 3V3  
#725

LLLVDDR TO:2.5V FOR M625M71S

L5305 1 2 120 Ohm/100MHz

L5315 1 2 120 Ohm/100MHz

L5301 1 2 120 Ohm/100MHz

100 nF/3V

100 nF/3V

100 nF/3V

C5316

C5317






C5318

0.1 uF/16V



LVDDR

GND

The schematic diagram shows the power supply section for the A2VDDO pin. It features two input lines: FILTERED\_+3V and +1.8VS. The FILTERED\_+3V line passes through a 120 Ohm resistor (LS325) and a 100 nF capacitor (C5352) to a 100 nF capacitor (C5353). The +1.8VS line passes through a 120 Ohm resistor (LS323) and a 100 nF capacitor (C5363). Both lines then connect to a 100 nF capacitor (C5354) which is connected to the A2VDDO pin. The ground connection is labeled GND.







### CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


| STRAPS               | PIN           | DESCRIPTION OF DEFAULT SETTINGS                | RECOMMENDED SETTINGS<br>(0= DO NOT INSTALL RESISTOR<br>1= INSTALL 10K RESISTOR<br>X= DESIGN DEPENDANT<br>NA= NOT APPLICABLE |         |
|----------------------|---------------|------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|---------|
|                      |               |                                                | M62S,M71S                                                                                                                   | M72S    |
| BIF_MSI_DIS          | VID1          | MESSAGE SIGNAL INTERRUPT ENABLED               | NA                                                                                                                          | 0       |
| BIF_64BAR_ENA        | VID5          | 64 BIT BARS DISABLED                           | NA                                                                                                                          | 0       |
| TX_PWRS_ENB          | GPIO0         | PCIE FULL TX OUTPUT SWING                      | X                                                                                                                           | X       |
| TX_DEEMPH_EN         | GPIO1         | PCIE TRANSMITTER DE-EMPHASIS ENABLED           | 1                                                                                                                           | 1       |
| BIF_DEBUG_ACCESS     | GPIO4         | DEBUG SIGNALS NOT MIXED OUT                    | 0                                                                                                                           | 0       |
| PLL_IBIAS_RD_1:0     | GPIO[6:5]     | BIAS CURRENT FOR PCIE PHY PLL                  | 0 1                                                                                                                         | X X     |
| BIOS_ROM_EN          | GPIO19_CTF    | DISABLE EXTERNAL BIOS ROM                      | NA                                                                                                                          | X       |
| ROMIDCFG(3:0)        | GPIO[13:11:5] | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT | XX X X                                                                                                                      | X X X X |
| VIP_DEVICE_STRAP_ENA | VSYN          | IGNORE VIP DEVICE STRAPS                       | 0                                                                                                                           | 0       |
| BIF_VGA_DIS          | PSYN          | VGA ENABLED                                    | NA                                                                                                                          | 0       |
| MEM_TYPE             | UNUSED GPIO   | MEMORY TYPE, MAKE AND SIZE INFO                | X X X                                                                                                                       | X X X   |

### ATI RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


| VID0                                                                                                           | VID2 | VID3 | VID4 | VID6 | VID7 | HSYN | GPIO8 | DVALID | GPIO2 | GPIO3 |
|----------------------------------------------------------------------------------------------------------------|------|------|------|------|------|------|-------|--------|-------|-------|
| PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET |      |      |      |      |      |      |       |        |       |       |
| GENERIC0 GPIO18_HP03 GPIO23_CLKREQ0                                                                            |      |      |      |      |      |      |       |        |       |       |


A 256MB MEMORY APERTURE SIZE CAN BE DEFINED USING A SEPARATE ROM OR STRAPPING






FOR M62S,M71S A SPECIAL EXTERNAL EEPROM WITH THE WP PIN PULLED DOWN IS MANDATORY FOR HDCP SUPPORT CONSULT HDCP APPLICATION NOTES FOR ADDITIONAL INFORMATION M72S DOES NOT REQUIRE AN EXTERNAL ROM FOR HDCP SUPPORT

COMPONENTS SHOWN ARE EXAMPLES ONLY AND NOT NECESSARILY QUALIFIED









|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

|                                                                                     |                            |                              |                   |
|-------------------------------------------------------------------------------------|----------------------------|------------------------------|-------------------|
|  |                            | Title : <b>BLANK</b>         |                   |
| ASUSTeK COMPUTER INC. NB1                                                           |                            | Engineer: <i>Kaxidy/Hawk</i> |                   |
| Size<br><b>A</b>                                                                    | Project Name<br><b>F5V</b> |                              | Rev<br><b>1.0</b> |
| Date: 星期一, 四月 23, 2007                                                              |                            | Sheet <b>58</b> of <b>94</b> |                   |




1. P2 unmount R201 for H\_CPUREST#, add T205/T206 for CLK\_CPU\_BCLK#/CLK\_CPU\_BCLK test.
2. P6 mount R605 for H\_PWRGD timing, add T603/T604/T605/T606 to HA[32:35]#.
3. P7 unmount R706
4. P20 mount R2001/R2002/R2003/R2009/R2011 for PCI\_REQ#[0:4]
5. P21 change R2121 to 00hm  
add R2124(330hm) for AC2\_RST# according to 968 ACT.  
add R2108/R2112(00hm) for PCIEPRCNT0/1 according to sis ACT  
ADD GMAC OSC25MHZ to GND according to sis ACT.  
unmount L2103,mount L2105 according to spec.  
unmount R2122 for repeat with R2453, change R2120/R2125 PU to +3VSUS according to spec.  
change GPIO17 from VIN4 to S\_A20GATE, add R2127(00hm) for reserve SUSCLK
- 6.P17 add R1708 and R1709 to change BL\_PWM to BL\_ENA to fix garbage
7. P22 change R2217 to 12KOhm, add C2237(22pF) for SATA REXT according to 968 ACT.
8. P24 add R2434 for A20GATE to H\_A20M#,add R2457 for A20GATE to S\_A20GATE,add R2456 to PU S\_A20GATE
9. P29 add R2909/R2910(00hm), unmount L2901 for EMI.
10. P30 change D3002 to R3009 for OS#\_OC to avoid no EC reset, .  
delete D3004 for DDR power are not SUS power,  
add R3045 for VSUS\_GD# PU, change GPJ0 to VIN4 to control NEW card shutdown, add R3046 for VIN4,  
Add R3019 for INSTANTON#
11. P33/P5/P32 change the P/N of CE3202/CE501/CE3301/CE3302/CE3303/CE3304 for low cost
12. P37 mount R3716/Q3715 for +VCCP discharge
13. P42 change IDSEL to PCI\_AD24
- 14.P46 add D4602 for VGA\_RST#
15. P48 unmount L4803/R4809, delete L4801  
unmount R4806,mountQ4801/R4807/Q4802/R4808
16. P53 change L5335/L5338 to match the current.
- 17.P55 change X5501 to +-10ppm to follow spec,add C5508/C5509 to match X5501
18. P56 add C5609 for over current damaging charge IC.
19. P4 Change C440 from 0.1UF to 0.22UF
20. P10 change L1001 to 2A to match the current,, Add +1.2VS delay circuit.
- 21.P21 Add VGA\_RST# to GPIO7, add R2140 for VGA\_RST#.
- 22.P47 Unmount R4759,mount R4758 for Vram changed from 03G151236011 to 03G151236012.

F5VL


1. P2/3 change CPU socket to P  
2. P32 delete R3205/R3212  
3. P59 add C5902/C5903 for EMI

R2.0


- 1.P29 mount R2907, connect PCIE\_PSRNT1 to CPPE#  
P21 unmount R2108, mount R2118, change R2118 from 00hm to 4.7KOhm but unmount R2118
- 2.P27 change R2708 to 00hm and mount it to not support C3 mode
- 3.P33x22 add two TPS2061 (U3301/U3302) to avoid not start up caused by USB device with external power supply
- 4.P21 add R2141 to connect OS#\_OC to PM\_THRMTRIP#, change R2141 to Q2101
- 5.P30 change C3009/C3003 to 6.8pF
- 6.P27 change C2706/C2707 to 24pF
- 7.P55 change C5508/C5509 to 22pF
- 8.P33 unmount R3313/R3305/R3304/R3303/R3310/R3316/R3308/R3306, mount L3304/L3301/L3305/L3303, mount D3302/D3303/D3306/D3307/D3301
- 9.P47 add R4747/R4749 to reserve EDID\_DAT/EDID\_CLK to DDC3
- 10.P30 change Q3003 PU from +5V to +5VS
- 11.P5 unmount R506
- 12.P56 change R5601 to 20KOhm
- 13.P20 unmount R2054,add and mount C2010  
P32 add R3215 to connect S\_CBLIDA to IDE\_DIAG, unmount C3206  
P22 add and unmount C2215/C2238/C2239/C2236, add and mount C2206
- 14.P27 change 4in1 cardreader
- 15.P47 mount R4704/R4705/R4706/R4707  
P18 change DVI bead to R1832/R1833/R1834/R1835/R1836/R1837/R1838/R1839,change R1832/R1833/R1834/R1835/R1836/R1837/R1838/R1839 reference to L1806/L1807/L1808/L1809/L1810/L1811/L1812/L1813
- 16.P21 Unmount L2105, mount L2103
- 17.P21 change R2116 from 330hm to 200hm, change R2117 from 330hm to 00hm, change R2118 from 330hm to 200hm  
P24 change R2418 from 330hm to 00hm, change R2420 from 330hm to 00hm, change R2419 from 330hm to 00hm, change R2422 from 330hm to 00hm, change R2423 from 330hm to 00hm, change R2425 from 330hm to 00hm  
P25 change R2514 from 330hm to 470hm




|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 61 of 94               |            |




|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 62 of 94               |            |



|                                                                                     |                            |                              |                   |
|-------------------------------------------------------------------------------------|----------------------------|------------------------------|-------------------|
|  |                            | Title : <b>BLANK</b>         |                   |
| ASUSTeK COMPUTER INC. NB1                                                           |                            | Engineer: <b>Kaxidy/Hawk</b> |                   |
| Size<br><b>A</b>                                                                    | Project Name<br><b>F5V</b> |                              | Rev<br><b>1.0</b> |
| Date: 星期一, 四月 23, 2007                                                              |                            | Sheet <b>63</b> of <b>94</b> |                   |



|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 64 of 94               |            |




Title : **BLANK**

ASUSTeK COMPUTER INC. NB1

Engineer: *Kaxidy/Hawk*

|                        |              |                |
|------------------------|--------------|----------------|
| Size                   | Project Name | Rev            |
| A                      | <b>F5V</b>   | 1.0            |
| Date: 星期一, 四月 23, 2007 |              | Sheet 65 of 94 |




Title : **BLANK**


ASUSTeK COMPUTER INC. NB1

Engineer: *Kaxidy/Hawk*


|                        |              |                |
|------------------------|--------------|----------------|
| Size                   | Project Name | Rev            |
| A                      | <b>F5V</b>   | 1.0            |
| Date: 星期一, 四月 23, 2007 |              | Sheet 66 of 94 |




|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 67 of 94               |            |




|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 68 of 94               |            |




|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 69 of 94               |            |




|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 70 of 94               |            |



|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 71 of 94               |            |




|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 72 of 94               |            |



|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 73 of 94               |            |

|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

|                                                                                     |                            |                              |                   |
|-------------------------------------------------------------------------------------|----------------------------|------------------------------|-------------------|
|  |                            | Title : <b>BLANK</b>         |                   |
| ASUSTeK COMPUTER INC. NB1                                                           |                            | Engineer: <i>Kaxidy/Hawk</i> |                   |
| Size<br><b>A</b>                                                                    | Project Name<br><b>F5V</b> |                              | Rev<br><b>1.0</b> |
| Date: 星期一, 四月 23, 2007                                                              |                            | Sheet <b>74</b> of <b>94</b> |                   |



Title : **BLANK**


ASUSTeK COMPUTER INC. NB1

Engineer: *Kaxidy/Hawk*

|                        |              |                |
|------------------------|--------------|----------------|
| Size                   | Project Name | Rev            |
| A                      | <b>F5V</b>   | 1.0            |
| Date: 星期一, 四月 23, 2007 |              | Sheet 75 of 94 |

|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

|                                                                                     |                            |                              |                   |
|-------------------------------------------------------------------------------------|----------------------------|------------------------------|-------------------|
|  |                            | Title : <b>BLANK</b>         |                   |
| ASUSTeK COMPUTER INC. NB1                                                           |                            | Engineer: <i>Kaxidy/Hawk</i> |                   |
| Size<br><b>A</b>                                                                    | Project Name<br><b>F5V</b> |                              | Rev<br><b>1.0</b> |
| Date: 星期一, 四月 23, 2007                                                              |                            | Sheet <b>76</b> of <b>94</b> |                   |




Title : **BLANK**


ASUSTeK COMPUTER INC. NB1

Engineer: *Kaxidy/Hawk*

| Size                   | Project Name | Rev            |
|------------------------|--------------|----------------|
| A                      | <b>F5V</b>   | 1.0            |
| Date: 星期一, 四月 23, 2007 |              | Sheet 77 of 94 |



|                                                                                     |                     |                              |            |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|------------|
|  |                     | <b>Title :</b> BLANK         |            |
| ASUSTeK COMPUTER INC. NB1                                                           |                     | <b>Engineer:</b> Kaxidy/Hawk |            |
| Size<br>A                                                                           | Project Name<br>F5V |                              | Rev<br>1.0 |
| Date: 星期一, 四月 23, 2007                                                              |                     | Sheet 78 of 94               |            |




## Power On Sequence

1 → 26











+2.5VS



<Variant Name>





<Variant Name>




Title :*N/A*

<OrgName>

Engineer: *Johnson*

|      |              |     |
|------|--------------|-----|
| Size | Project Name | Rev |
| B    | <b>FSV</b>   | 1.0 |

Date: **07/23/2007** Sheet **86** of **94**



AC\_IN Threshold 2.048Vmax A/D\_DOCK\_IN  
> 17.44V active

$$\text{Adapter lin(max)} = [0.075\text{V}/\text{Rsense(ADin)}] \cdot [\text{VCLS}/\text{VREF}]$$

$$\text{Rsense(ADin)} = 0.010\text{ohm}$$

$$\text{VCLS} = 0.5244\text{V}$$

```
=> lin(max)=4.5A
=> Constant Power = 19 * 4.5 = 85.5W
    - active power pact = 85.5W
```

$$\text{Charge Current } I_{\text{chg}} = [0.075\text{V}/R_{\text{sense}}(\text{CHG})] * [\text{VICTL}/3.6\text{V}]$$

$$R_{\text{sense}}(\text{CHG}) = 0.025 \text{ ohm}$$

VCTL= 3V => I<sub>chg</sub> = 2.5A  
VCTL= 1.68V => I<sub>chg</sub> = 1.4A


```
Vbatt = Cell * ( Vref + ( VCTL - 1.8V ) / 9.52 )
VCTL = 1.588V
⇒ Vbatt = 4.2V
```

```
Mode pin : Vmode > 2.8V (tie to LDO pin) ----:
          2.0 > Vmode > 1.6V (floating) ----:
```

```
0.8 > Vmode (try to GND) -----
```

VICTL < 0.8V or DCIN < 7V --> Charger Disable

Precharge current=150mA



&lt;Variant Name:


 Title : POWER CHARGE

Engineer: Johnson


| Size | Project Name |
|------|--------------|
| 6    | DEV          |

|                        |             |
|------------------------|-------------|
| Date: 星期二, 四月 23, 2007 | Sheet 88 of |
|------------------------|-------------|


---




BATTERY IN DETECT




ADAPTER IN DETECT





+2.5VREF



# SUSC#\_STAGE POWER



## SUSB#\_PWR POWER



## POWER GOOD DETECTOR

