




EC_IT8511TE SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	/	
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	/	
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRLED_LED	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	THRO_CPU	O
47	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	/	
172	TMRI0/WUI2/GPC4	ACIN_OC#	I
175	GPC5	OP_SD#	O
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	EC_IDE_RST#	O
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	BUF_PLT_RST#	I
31	ECSC#/#GPD3	EXT_SC#	O
41	GPD4	RF_ON_SW#	I
42	GINT/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	GAIN_AMP#_K	O
87	ADC4/GPE0	COLOREN#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	MARATHON#	I
90	ADC7/GPE3	DISTP#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	PM_SLP_M#	
110	PS2CLK0/GPF0	WALN_SW#	
111	PS2DAT0/GPF1	ME_ALERT#	
114	PS2CLK1/GPF2	/	I/O
115	PS2DAT1/GPF3	/	I/O
116	PS2CLK2/GPF4	TP_CLK	
117	PS2DAT2/GPF5	TP_DAT	
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	INSTANTON#	I
113	FA16/GPG0	FA16	
112	FA17/GPG1	FA17	
104	FA18/GPG2	FA18	
103	FA19/GPG3	FA19	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80HL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
8	GPL0	PM_S4_STATE#	I
11	GPL1	S4_STATE_ON	O
12	GPL2	SLP_M_ON	O
20	GPL3	EC_WLAN_PWR	O
21	GPL4	MP_PWRGD	I
48	GPH0	VSUS_ON	I
54	GPH1	VSUS_GD#	O
55	GPH2	CPUPWR_GD#	O
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPIO	ICH8_PWROK	O
149	GPI1	ALL_SYSTEM_PWRGD	I

ICH8-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AG12	GPIO0/BM_BUSY#	PM_BMBUSY#	I
AJ8	GPIO1/TACH1	EXTSMI#	I
F8	GPIO2/PIRQE#	PCI_INTE#	I
G11	GPIO3/PIRQF#	PCI_INTF#	I
F12	GPIO4/PIRQG#	PCI_INTG#	I
B3	GPIO5/PIRQH#	PCI_INTH#	I
AJ9	GPIO6/TACH2	BIOS_REC	I/O
AH9	GPIO7/TACH3	WLAN_LED_EN	I
AE16	GPIO8	BT_ON#	I
AG19	GPIO9/WOL_EN	LAN_WOL_EN	I
AJ24	GPIO10/CLGPIO1	ME_ALERT#	O
AG22	GPIO11/SMBALERT#	SMB_ALERT#	I
AC19	GPIO12	KBC_SC#	I
AH21	GPIO13/GLAN_DOCK#		
AF22	GPIO14/CLGPIO2	NETDETECT	
AE20	GPIO15/STP_PCI#	STP_PCI#	I/O
AJ14	GPIO16/DPRSLPVR	PM_DPRSLPVR	O
AG8	GPIO17/TACH0	WLAN_ON#	O
AH12	GPIO18	TP_LEDON	O
AJ10	GPIO19/SATA1GP	PCB_ID0	I
AE11	GPIO20	BTLED_ON	O
AJ12	GPIO21/SATA0GP	CPU_Select	I
AG10	GPIO22/SCLOCK	3G_ON#	I
E6	GPIO23/LDRQ1#	LPC_DRQ#1	I/O
AJ27	GPIO24/CLGPIO0		
AG18	GPIO25/STP_CPU#	STP_CPU#	
AH27	GPIO26/S4_STATE#	PM_S4_STATE#	
AH25	GPIO27/QRT_STATE0	BT_DET#	I
AD16	GPIO28/QRT_STATE1	CB_SD#	
AG17	GPIO29/OC#5	USB_CON_OC5#	I
AD12	GPIO30/OC#6	NEWCARD_OC#	I
AJ18	GPIO31/OC#7	USB_OC#7	I
AH11	GPIO32/CLKRUN#	PM_CLKRUN#	O
AE10	GPIO33/AZ_DOCK_EN#		O
AG14	GPIO34/AZ_DOCK_RST#		
AG13	GPIO35/SATACLKREQ#	GPO35	O
AF11	GPIO36/SATA2GP	PCB_ID1	
AG11	GPIO37/SATA3GP	PCB_ID2	I/O
AF9	GPIO38/SLOAD	GPI38	I
AJ11	GPIO39/SDATAOUT0	GPI39	I
AD10	GPIO48/SDATAOUT1	PCI_GNT#4	O
AG29	GPIO49/CPUPWRGD	H_PWRGD	O

Pin	Pin Name	Signal Name	Type
152	GPI2	/	
155	GPI3	CHG_EN#	O
168	GPI5	EC_CLK_EN	O
85	KS016/GPM2	NETDETECT	O

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	A
1394	AD17	0	B



PCIE Device	Bus	PCIE Device	Bus
LAN	PE(T/R)(p/n)1	Robson	PE(T/R)(p/n)4
Kedron	PE(T/R)(p/n)2	NEWCARD	PE(T/R)(p/n)5
eSATA	PE(T/R)(p/n)3	GLAN	PE(T/R)(p/n)6

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
CPU Thermal Sensor(MAX6657)	0100110x (4C)
VGA Thermal Sensor(MAX6657)	0100110x (4C)

ICS9LPR363AGLF-T SETTING


Pins	Pin Name	Device
3	PCICLK1	TPMPCI
4	PCICLK2	CardBus R5C832
5	SELPCIEX0_LCD#PCICLK3	EC IT8511E
8	ITP_EN/PCICLK_F0	ICH8
15	DOTC_96MHzL	X
14	DOTT_96MHzL	X
12	FSLA/USB_48MHz	ICH8
19	PCIEt_L1	eSATA
20	PCIEc_L1	eSATA
36	PCIEt_L5	M66M
35	PCIEc_L5	M66M
39	PCIEt_L6	MiniCard(Rob)
38	PCIEc_L6	MiniCard(Rob)
22	PCIEt_L2	ICH8
23	PCIEc_L2	ICH8
24	PCIEt_L3	MCH
25	PCIEc_L3	MCH
26	SATACLKT_L	ICH8
27	SATACLKC_L	ICH8
44	CPUITPT_L2 / PCIEt_L8	LAN
43	CPUITPC_L2 / PCIEc_L8	LAN
14	27FIX/LCD_SSCGT/PCIEt_L0M72M	
15	DOTC_96MHzL	M72M
41	PEREQ1# / PCIEt_L7	MiniCard
40	PEREQ2# / PCIEc_L7	MiniCard
32	PEREQ3#	NewCard
33	PEREQ4#	MiniCard
30	PCIEt_L4	NewCard
31	PCIEc_L4	NewCard
49	CPUT_L1F	MCH
48	CPUC_L1F	MCH
52	CPUT_L0	CPU
51	CPUC_L0	CPU
57	X2	14.318MHz
58	X1	14.318MHz
60	REF0	ICH8
61	REF1/FSLC/TEST_SEL	X

		Title : GPIO setting	
ASUSTek Computer INC. NB1		Engineer: Jerry Mou	
Size Custom	Project Name F7Sr	Rev 1.1	
Date: 民國94年10月10, 2007		Sheet 2	of 95



RCOMP

For Calibrating the FSB I/O Buffer





SCOMP

For Slew Rate Compensation on the FSB



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



GMCH Strapping


CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)



CFG19 : DMI Lane Reversal

0 = Normal Operation (D)
1 = Lanes Reversed



CFG[13:12] : GMCH Test Mode

- 00= Partial CLK Gating Disable
- 01 = XOR Mode Enable
- 10 = All Z Mode Enable
- 11 = Normal Operation (D)




CFG8 : Low Power PCI-E

0 = Normal mode




CFG20 : Concurrent SDVO / PCIe

0 = Only one is operational (D)



CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)





SDVO_CTRL_DATA : SDVO Present

0 = No SDVO (D)
1 = SDVO Present










CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




FROM PAGE 83





<Variant Name>









<Variant Name>







<Variant Name>
















REV Type - 12G025122006
ME - 12G025332003




M_A_DQ[63:0] 10





























<Variant Name>


STD Type - 12G025122000





M66/M76M Power
















5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1




PLACE ESD Diodes near VGA port




LCD Backlight Control







LCD Power



LCD LVDS Interface




INVERTER Interface/Speaker CONN.




<Variant Name>		Title :LVDS & INVERTER	
ASUS		Engineer: Jerry Mou	
Size	Project Name	Rev	
Custom	F7Sr	1.1	
Date: 星期四, 五月 10, 2007		Sheet	33 of 95


TV
OUT




HDMI




Thermal Sensor



DC FAN Control





BCLK	PCIE	Spread%	BSEL2	BSEL1	BSEL0
166	100	+/- 0.25	L	H	H
200	100	+/- 0.25	L	H	L

Latched Input Select
ITP_EN/PCICLK_F4
0 = SRC Pair
1 = CPU_ITP Pair



PCICLK0/REQ_SEL
0 = PCICLK0 (INT/PD)
1 = PEREQ#

SELPCIE0_LCD#PCICLK3
0 = PCIE9/27M/LCD_SSCG
1 = PCIE0/DOT96 (INT/PU)


SELLCD_27#/PCICLK_F5
0 = 27FIX,SS
1 = LCD (INT/PU)


PEREQ3# control PCIE 2,4
PEREQ4# control PCIE 3,5,7


Latch Select Table			
Pin5	Pin9	Pin14/15	Pin17/18
SELPCIE0_LCD#/ PCI3 = 0 (low)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE9 PCIE9	27FIX/SS LCD
SELPCIE0_LCD#/ PCI3 = 1 (high)	x x	DOT96 DOT96	PCIE0 PCIE0










SHUT_DOWN#








12 MIL





MDC CONN.



LAN CONN.


1000/100/10M






H = 5.2mm
FOR TV TUNER
(UWB OPTION)


TV Conn.



ME P/N : 14G152075000




H = 3.0mm




<Variant Name>


ASUS		Title : MINI CARD (TV)	
ASUSTeK COMPUTER INC. NB1		Engineer: Jerry Mou	
Size	Project Name	Rev	
Custom	F7Sr	1.1	
Date: 民國 96 年 10 月 20 日		Sheet	47 of 95



FOR ROBSON
H=9.0mm



RESERVED








H = 6.75mm

FOR WLAN




5					4					3					2					1				
D																								
C																								
B																								
A																								
										ASUS® ASUSTeK COMPUTER INC Size Custom Title : Blank Page Engineer: Jerry Mou Project Name F7Sr Date: 星期四, 五月 10, 2007 Sheet 50 of 95 Rev 1.1														







!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V

NewCard Header



NewCard Ejecter



9

C

8

A

<Variant Name>



Title : Blank Page

ASUSTeK COMPUTER INC

Engineer: Jerry Mou


Size
Custom

Project Name	F7Sr
--------------	-------------

Rev	
1.1	

Date: 星期四, 五月 10, 2007

Sheet 55 of 95



To Internal Speaker Connector

TYPE	LINE_OUT	S/PDIF_OUT	NC
HP JD	L	H	H
JACK_SW#	L	L	H



ASUS Title : AUDIO AMP & JACK
 ASUSTek COMPUTER INC. NB1 Engineer: Jerry Mou
 Size Project Name
 Custom F7Sr Rev 1.1
 Date: 2007.05.10 Sheet 57 of 95

BOM Table:

TYPE	LINE_OUT	S/PDIF_OUT	NC
HP_JD	L	H	H
JACK_SW#	L	L	H

ASUS Project Information:

- Title : AUDIO AMP & JACK
- Engineer: Jerry Mou
- Project Name: F7Sr
- Date: 2007.05.10
- Sheet: 57 of 95



1-->-6 V/V
0-->NORMAL

VDD_AMP

R5702 10KOhm r0402

R5705 0Ohm r0402

R5717 0Ohm r0402

AMP_GAIN0

AMP_GAIN1

GND_AUDIO

GND_AUDIO

PVDD_AMP

OPAMP0

GND1

GAIN0

GAIN1

LOUT+

LOUT-

LINE+

LINE-

NC

BYPASS

GND2

GND3

GND4

SHUTDOWN#

ROUT+

ROUT-

VDD

PVDD1

PVDD2

TPA6017A2PWP

REAR_L

REAR_R

INTSPKL

INTSPKR+

INTSPKR-

VDD_AMP

GND_AUDIO

GND_AUDIO

GND_AUDIO

GND_AUDIO

GND_AUDIO

C5719 0.47UF/16V X7R

C5720 0.47UF/16V X7R

C5710 0.47UF/16V X7R

+3VS

R5704 100KOhm

D5703 BAT54AW

JACK_SW#

DLY_AMP_SHDOWN#

INTSPKR+

INTSPKR-

R1.2

HP_JD

HP_JD C

HP L CON

HP R CON

JACK_SW#

PHONE JACK_8P

EXTERNAL MIC

MICN0

AUDIO JACKS

PHONE JACK_6P

TYPE	LINE_OUT	S/PDIF_OUT	NC
HP_JD	L	H	H
JACK_SW#	L	L	H

HP L2

HP R2

HP L3

HP R3

HP L4

HP R4

HP L CON

HP R CON

JACK_SW#

PHONE JACK_8P

EXTERNAL MIC

MICN0

AUDIO JACKS

PHONE JACK_6P

ASUS

ASUSTek COMPUTER INC. NB1


Engineer: Jerry Mou

Size: Custom

Project Name: F7Sr

Date: 2007/5/10

Sheet 57 of 95



1-->-6 V/V
0-->NORMAL

VDD_AMP

R5702 10KOhm r0402

R5705 0Ohm r0402

R5717 0Ohm r0402

AMP_GAIN0

AMP_GAIN1

GND_AUDIO

GND_AUDIO

PVDD_AMP

OPAMP0

GND1

GAIN0

GAIN1

LOUT+

LOUT-

LINE+

LINE-

NC

BYPASS

GND2

GND3

GND4

SHUTDOWN#

ROUT+

ROUT-

VDD

PVDD1

PVDD2

TPA6017A2PWP

REAR_L

REAR_R

INTSPKL

INTSPKR+

INTSPKR-

VDD_AMP

GND_AUDIO

GND_AUDIO

GND_AUDIO

GND_AUDIO

GND_AUDIO

C5719 0.47UF/16V X7R

C5720 0.47UF/16V X7R

C5710 0.47UF/16V X7R

+3VS

R5704 100KOhm

D5703 BAT54AW

JACK_SW#

DLY_AMP_SHDOWN#

INTSPKR+

INTSPKR-

R1.2

HP_JD

HP_JD_C

HP_L2

HP_R2

HP_L3

HP_R3

HP_L4

HP_R4

HP_L_CON

HP_R_CON

JACK_SW#

PHONE_JACK_8P

EXTERNAL MIC

MICN0

AUDIO JACKS

PHONE_JACK_6P

HP_L1

HP_R1

HP_L2

HP_R2

EAR_POP_EN#

Q5701 H2N7002

Q5702 H2N7002

Q5703 H2N7002

Q5704 H2N7002

Q5705 H2N7002

Q5706 H2N7002

Q5707 H2N7002

Q5708 H2N7002

Q5709 H2N7002

Q5710 H2N7002

Q5711 H2N7002

Q5712 H2N7002

Q5713 H2N7002

Q5714 H2N7002

Q5715 H2N7002

Q5716 H2N7002

Q5717 H2N7002

Q5718 H2N7002

Q5719 H2N7002

Q5720 H2N7002

Q5721 H2N7002

Q5722 H2N7002

Q5723 H2N7002

Q5724 H2N7002

Q5725 H2N7002

Q5726 H2N7002

Q5727 H2N7002

Q5728 H2N7002

Q5729 H2N7002

Q5730 H2N7002

Q5731 H2N7002

Q5732 H2N7002

Q5733 H2N7002

Q5734 H2N7002

Q5735 H2N7002

Q5736 H2N7002

Q5737 H2N7002

Q5738 H2N7002

Q5739 H2N7002

Q5740 H2N7002

Q5741 H2N7002

Q5742 H2N7002

Q5743 H2N7002

Q5744 H2N7002

Q5745 H2N7002

Q5746 H2N7002

Q5747 H2N7002

Q5748 H2N7002

Q5749 H2N7002

Q5750 H2N7002

Q5751 H2N7002

Q5752 H2N7002

Q5753 H2N7002

Q5754 H2N7002

Q5755 H2N7002

Q5756 H2N7002

Q5757 H2N7002

Q5758 H2N7002

Q5759 H2N7002

Q5760 H2N7002

Q5761 H2N7002

Q5762 H2N7002

Q5763 H2N7002

Q5764 H2N7002

Q5765 H2N7002

Q5766 H2N7002

Q5767 H2N7002

Q5768 H2N7002

Q5769 H2N7002

Q5770 H2N7002

Q5771 H2N7002

Q5772 H2N7002

Q5773 H2N7002

Q5774 H2N7002

Q5775 H2N7002

Q5776 H2N7002

Q5777 H2N7002

Q5778 H2N7002

Q5779 H2N7002

Q5780 H2N7002

Q5781 H2N7002

Q5782 H2N7002

Q5783 H2N7002

Q5784 H2N7002

Q5785 H2N7002

Q5786 H2N7002

Q5787 H2N7002

Q5788 H2N7002

Q5789 H2N7002

Q5790 H2N7002

Q5791 H2N7002

Q5792 H2N7002

Q5793 H2N7002

Q5794 H2N7002

Q5795 H2N7002

Q5796 H2N7002

Q5797 H2N7002

Q5798 H2N7002

Q5799 H2N7002

Q5800 H2N7002

Q5801 H2N7002

Q5802 H2N7002

Q5803 H2N7002

Q5804 H2N7002

Q5805 H2N7002

Q5806 H2N7002

Q5807 H2N7002

Q5808 H2N7002

Q5809 H2N7002

Q5810 H2N7002

Q5811 H2N7002

Q5812 H2N7002

Q5813 H2N7002

Q5814 H2N7002

Q5815 H2N7002

Q5816 H2N7002

Q5817 H2N7002

Q5818 H2N7002

Q5819 H2N7002

Q5820 H2N7002

Q5821 H2N7002

Q5822 H2N7002

Q5823 H2N7002

Q5824 H2N7002

Q5825 H2N7002

Q5826 H2N7002

Q5827 H2N7002

Q5828 H2N7002

Q5829 H2N7002

Q5830 H2N7002

Q5831 H2N7002

Q5832 H2N7002

Q5833 H2N7002

Q5834 H2N7002

Q5835 H2N7002

Q5836 H2N7002

Q5837 H2N7002

Q5838 H2N7002

Q5839 H2N7002

Q5840 H2N7002

Q5841 H2N7002

Q5842 H2N7002

Q5843 H2N7002

Q5844 H2N7002

Q5845 H2N7002

Q5846 H2N7002

Q5847 H2N7002

Q5848 H2N7002

Q5849 H2N7002

Q5850 H2N7002

Q5851 H2N7002

Q5852 H2N7002

Q5853 H2N7002

Q5854 H2N7002

Q5855 H2N7002

Q5856 H2N7002

Q5857 H2N7002

Q5858 H2N7002

Q5859 H2N7002

Q5860 H2N7002

Q5861 H2N7002

Q5862 H2N7002

Q5863 H2N7002

Q5864 H2N7002

Q5865 H2N7002

Q5866 H2N7002

Q5867 H2N7002


Q5868 H2N7002


Q5869 H2N7002

Q5870 H2N7002

Q5871 H2N7002

Q5872 H









For Switch


PWR SWITCH




LID SWITCH




RF ON SWITCH




Note:
This LID_EC# is a signal from inverter board, it is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. It needed to add bidirectional diode to protect this pin.




For Thermal Control Method







For Touch-Pad



FOR A7 K/B , Matrix B






EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming





FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS




8M TSOP







For Power LED




For Battery LED




For BT LED




For Number Lock




For Scroll Lock




For Caps. Lock




For SATA/IDE LED



For WireLess LED




Reserved LED




RN6601C
5 8.2KOHM


DC IN



BAT IN





Without Battery & Pull out Adapter




For Debug

If support NewCard Debug Card,
Pls don't mount all components.







5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

SATA HDD




ODD







eSATA Power




eSATA Connector








FOR SCREW HOLE




FOR CPU




FOR VGA




For TPM module





For bluetooth




For side SW











<Variant Name>

ASUS		Title : POWER_IO_1.5VS & 1.05VS	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	F7SR	1.1	
Date:	日期: 2007.10.10	Sheet	82 of 95


+2.5VS



+3VM




+1.1VS



<Variant Name>

ASUS		Title POWER_I/O_+3VM & +2.5VS	
<OrigName>		Engineer:	
Size	Project Name	Rev	
Custom	F7SR	1.1	
Date: 星期四, 五月 10, 2007		Sheet	84 of 95



<Variant Name>



Title : N/A

<OrgName>

Engineer:


Size
A

Project Name	F7SR
--------------	-------------

Rev
1.1

Date: 星期四, 五月 10, 2007

Sheet 86 of 95



<Variant Name>

 **Title : N/A**

<OrigName>



Engineer:

Size C	Project Name F7SR	Rev 1.1
-----------	-----------------------------	------------

Date: 星期日, 五月 10, 2007

Sheet 87 of 95

POWER PATH & BAT_LEARN



AC_BAT_SYS_INV to Inverter connect,
Power trace =60mil(min),
Put JP8805 close to Q8800

● AC_IN Threshold 2.048Vmax A/D_DOCK_IN
> 17.44V active

```

Adapter lin(max) = [0.075V/Rsense(ADin)]*[VCLSL/VREF]
Rsense(ADin)=0.010ohm
VCLSL=2.5341V
=> lin(max)=4.5A
=> Constant Power = 19 * 4.5 = 85.5W
=> R5710=20K,R5715=30K

```





Charge Current Ichg = [0.075V/Rsense(CHG)]*[VICTL/3.6V]
 Rsense(CHG)=0.025 ohm
 VICTL= 3V => Ichg = 2.5A
 VICTL= 1.68V => Ichg = 1.4A

$$V_{batt} = Cell * \{ V_{ref} + [(V_{CTL} - 1.8V) / 9.52] \}$$
$$V_{CTL} = 1.588V$$
$$\Rightarrow V_{batt} = 4.2V$$

Mode pin : Vmode > 2.8V (tie to LDO pin) ----> 4 Cells
2.0 > Vmode > 1.6V (floating) ----> 3 Cells
0.8 > Vmode (tie to GND) ----> Learning mode


VICTL < 0.8V or DCIN < 7V -->Charger Disable

Precarge current=150mA



<Variant Name>





<Variant Name>



Title : N/A

<OrgName>


Engineer:

Size	Project Name	Rev
Custom	F7SR	1.1

Date: 星期日, 五月 10, 2007

Sheet 89 of 95

+2.5V_{REF}



39.59 AC_IN_OC#

TPC28T
T9002


A/D_DOCK_IN

R9003
243KOhm
1%


R9004
10.2KOhm
1%

C9001
0.1uF/25V
MLCC/+80%-20%


Q9000
PMBS3904




SUSB#_PWR POWER



SUSC#_PWR POWER



SLP_M#_PWR POWER



A/D_DOCK_IN

AC_BAT_SYS

VSUS_ON

MIC5235

+12VSUS
(100mA)

SLP_M#_PWR

UMC4N
(SWITCH)

+12VM (10mA)

S4_STATE#_PWR

UMC4N
(SWITCH)

+12V (10mA)

SUSB#_PWR

UMC4N
(SWITCH)

+12VS (10mA)

TPS51120

+3VO

SUSC_STATE

NDS351AN

+3VSUS (3.9A)

SUSB#_PWR

FDW2501

CM8562

+2.5VO

+3V (0.08A)

+2.5VS (1A)

+3VS (3.9A)

SUSB#_PWR

EC_WLAN_PWR

NDS351AN

+3VAUX_GOLAN (0.5A)

SLP_M#_PWR

LAN_WOL_EN

NDS351AN

+3VM (0.5A)

SUSB#_PWR

NDS351AN

+3VSG (0.1A)

SLP_M#_PWR

NDS351AN

+3VM_CLK (0.25A)

+5VO

SUSC_STATE

FDW2501

+5VSUS (0.06A)

SUSB#_PWR

FDW2501

+5V (2.0A)

+5VS (3.1A)

+5VAO

+3VAO

SUS_PWRGD

+3VA (0.01A)

ISL6227

+1.5VO

+1.5VS (4A)

+1.05VO

1.05V_1.5V_PWRGD

SLP_M#_PWR

NDS351AN

+VCCP (11A)

+1.05VM (0.54A)

+5VO

SUSB#_PWR

SUSC#_PWR

TPS51116

+1.8VO

+1.8V (5A)

+0.9VO

SUSB#_PWR

PMN45EN

+1.8VS (0.2A)

+0.9VS (1A)

+5VO

SUSB#_PWR

DDR_PWRGD

MAX8743

+VGA_VCORE_O

+VGA_VCORE (19A)

+1.25VO

+1.25VS (4A)

PWR_OK_VGA

SLP_M#_PWR

NDS351AN

+1.25VM (0.75A)

+5VO

SUSB#_PWR

GPU_VID

ISL6260C

+5VS

+VCORE (44A)

VR_VID0-VR_VID6, H_DPRSTP#,
MCH_OK, PM_DPRSLPVR, PM_PSI#,
VCCSENSE, VSSSENSE, STP_CPU#

VRM_PWRGD, CLK_EN#

+5VO

LM4040BIM
(Regulator)

+2.5VREF (10mA)

<Variant Name>



Title : POWER_VCORE

<OrigName>

Engineer:

Size

Custom

Project Name

F7SR


Rev

1.1

Date: 2007.10.10



Sheet 22 of 25

POWER GOOD DETECTOR



FOR POWER TEST

AC_BAT_SYS	AC_BAT_SYS	68,80,81,82,83,85,88
+3VA	+3VA	15,33,41,42,58,59,60,81
+1.5VSUS	+1.5VSUS	
+5VO	+5VO	66,81,82,83,84,85,88,90,91
+3VO	+3VO	81,84,85,91,93
+3VSUS	+3VSUS	16,17,18,44,45,54,59,81
+5VSUS	+5VSUS	18,66,81
+3V	+3V	33,42,45,47,49,54,57,76,78,91
+3VS	+3VS	4,8,12,15,16,17,18,32,33,35,37,42,44,47,48,49,51,52,53,54,56,57,59,60,66,70,72,73,76,80,84,91,93
+3VM	+3VM	17,18,20,21,39,65,84
+3VAUX_GOLAN	+3VAUX_GOLAN	
+3VM_CLK	+3VM_CLK	39,91
+12VSUS	+12VSUS	81,84,91
+12V	+12V	42,53,57,91
+12VS	+12VS	27,32,33,57,66,91
+5V	+5V	33,42,54,62,91
+5VS	+5VS	17,18,32,35,37,42,44,56,57,61,66,72,80,91
+2.5VO	+2.5VO	84
+2.5VS	+2.5VS	23,27,42,56,84
+1.8VO	+1.8VO	83,91
+1.8V	+1.8V	8,11,12,20,21,42,83
+VCCP	+VCCP	4,5,7,9,11,12,15,18,23,27,39,42,82
+1.05VM	+1.05VM	11,82
+0.9VO	+0.9VO	83
+0.9V	+0.9V	22,42,83
+0.9VS	+0.9VS	28,29,42,83
BAT	BAT	88
+2.5VREF	+2.5VREF	84,88,90
+VCORE	+VCORE	5,80
+VGA_VCORE	+VGA_VCORE	23,27,85
+VRAM	+VRAM	23,24,25,27,28,29,42,73,91
+1.25VS	+1.25VS	12,18,23,27,42,85
+1.25VM	+1.25VM	8,12,85
BAT_CON	BAT_CON	68,88
+1.1VS	+1.1VS	23,27,84



<Variant Name>

ASUS		Title : POWER_SIGNAL	
<OrgName>		Engineer:	
Size Custom	Project Name F7SR		Rev 1.1
Date: 星期四, 五月 10, 2007		Sheet 94 of 95	

Rev	Date	Description
1.0	2006/07/	1. Initial release.
1.1	2006/09/29	1.Enable INTVRMEN and LAN100_SLP (Remove R1506, R1511).[15] 2.Change R0803 R0804 to 20ohm.[8] 3.Set PCIE graphic lane to normal mode.(Unmount R0809).[8] 4.Pull high 10Kohm at 3GSIM_DATA.[33] 5.Change INVCN0 to 20 pin.[33] 6.Change net name "INT_MIC_P" to "INTMIC_P".[56] 7.Change R5706 and R5707 to 75ohm.[56] 8.Change CE5701 and CE5702 to 100UF.[57] 9.Add +1.5V discharg circuit.[42] 10.Remove R5415.[54] 11.Change power "+12V" to "+12VS".[54] 12.Change R6401,R6403,R6409 to10KOhm.[64] 13.Change C2940 to0.1uF.[28] 14.Change EC_GPIO pin define for design IP.[59] 15.Add debounce and thermal circuit for EC design IP.[60] 16.Change C1612,C1613 to 0.1uF.[16] 17.Change C7302,C7308 to 10uF and remove C7315, C7307,C7321,C7301,C7309,C7313,C7310,C7320, C7321.[73] 18.Remove Q4401,Q5404 and change R1604 to 1Kohm.[16,44,54] 19.Revers D6602.[66] 20.Remove C4401,C4404.[44] 21.Colay M66/M76M.[23~30] 22.Connect ICH8M_LAN_RST# to GND.[17] 23.Add JACK detect circuit at DOS mode.[15] 24.Connect M_VREF_MCH to" 0.9V_VTT_REF".[8] 25.Change R0402 to 1Kohm.[4] 26.Change R3952 to 270Ohm.[39] 27.Swap "xD_GND1" and "xD_CD".[53] 28.Add R and C to avoid pop.[56] 29.Add 3G Led circuit.[66] 30.Connect "BUF_PLT_RST#" and "IDERST#" by 47Ohm.[72]

Rev	Date	Description