



[illegible][illegible]

F80Q BLOCK DIAGRAM



Internal IO CON with Cable for MB



Penryn

P.04~P.05

CPU
CAP P.06

HOST BUS
FSB 667 MHz

POWER
SEQUENCE

RESET

SM_BUS

LVDS & INV
CON P.17

CRT CON
P.18

**NOTHBRIDGE
CANTIGA**
P.08~P.13

DDR2 SDRAM 667/800MHz

DDR2 667/800 SODIMM X2
+1.8V
+0.9VS P.14~P.15

DDR
CAP/RES P.16

DCIN
RTC
FAN
CON.

THERMAL
SENSOR
(MAX6657) P.06

DMI Interface

ICH9-M

P.25~P.28

PCI EXPRESS X1

Part Number: 02G010015340
Part Name & Spec: C.S ICH9M (A3) INTEL QT09 895652

ACZ

MDC
CON

LAN 10/100
RTL8101E P.29

MINI CARD
WLAN P.20

NEWCARD
P.33

MINI CARD
Robson P.31

AC & BAT CON
P.47

USB2.0
SATA BUS
SATA BUS

SATA HDD
P.23

LPC, 33MHz

EC
ITE8512
P.34

SPI
ROM
8M P.34

INTERNAL
KEYBOARD
P.35

Azalia
ALC660 P.40

AUDIO AMP
TPA6017 P.41

CLOCK GEN.
ICS9LPR363DGLF-T
P.07

<Variant Name>

EC-IT8752 GPIO SETTING

Pin	Pin Name	Signal Name	Type
28	PWM0/GPA0	PWR_LED_UP#	O
29	PWM1/GPA1	CHG_LED_UP#	
32	PWM2/GPA2	BATSEL_3S#	
34	PWM4/GPA4	LCD_BL_PWM	O
35	PWM5/GPA5	FAN_PWM	O
75	GP1	VSUS_GD	I
76	GP2	ALL_SYS_PWRGD	
77	GP3	CPUPWR_GD	O
122	RXD/GPB0	CHG_EN#	O
123	TXD/GPB1	PRECHG	O
126	GPB7	PM_RSMRST#	O
64	GPC3	PM_PWRBTN#	O
136	TMRI0/WUI2/GPC4	AC_IN_OC#	I
65	GPC5	OP_SD#	O
140	TMRI1/WUI3/GPC6	BAT1_IN_OC#	I
20	CK32KOUT/GPC7	RF_ON_SW#	I
22	RI1#WUI0/GPD0	PWRLIMIT#	
25	RI2#WUI1/GPD1	PM_SUSC#	O
37	GIN7/GPD5	LCD_BACKOFF#	O
53	TACH0/GPD6	FAN0_TACH	O
23	ADC4/GPE0	VSUS_ON	O
94	ADC5/GPE1	SUSC_EC#	O
95	ADC6/GPE2	SUSB_EC1#	I
96	ADC7/GPE3	CPU_VRON	O
141	PWRSW/GPE4	PWR_SW#	I
39	WUI5/GPE5	BAT2_IN_OC#	I
21	LPCPD#WUI6/GPE6	LID_EC#	I
121	GPG1	PM_SUSB#	I
105	GPH0	PM_CLKRUN#	
108	GPH3	BAT_LEARN	O
110	GPH5	NUM_LED#	O
111	GPH6	CAP_LED#	O
99	PS2CLK1/GPF2	MARATHON#	I
101	PS2CLK2/GPF4	TP_CLK	O
102	PS2DAT2/GPF5	TP_DAT	I/O
124	SMCLK0/GPB3	SMB0_CLK	O
125	SMDAT0GPB4	SMB0_DAT	I/O
129	SMCLK1/GPC1	SMB1_CLK	I
130	SMDAT1/GPC2	SMB1_DAT	I/O
131	GPF6	THRO_CPU	O
84	GPJ0	EC_CLK_EN	O
85	GPJ1	ICH8_PWROK	O
87	GPJ3	BATSEL_2P#	O
26	GPD2	PLT_RST_BUF#	I
27	GPD3	EXT_SC#	O
19	GPD4	EXTSMI#	O
142	GPB5	A20GATE	O
4	GPB6	RCIN#	O

<i>Pin</i>	<i>Pin Name</i>	<i>Signal Name</i>	<i>Type</i>

SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor(MAX6657)	1001100x (98)

ICH8M_GPIO

Pin.	Default	Use As	Signal Name	Power	Mux
GPIO 00	i	GPI	PM_BMBUSY#	+3VS	BM_BUSY#
GPIO 01	i	GPI	BT_DET#	+3VS	TACH1
GPIO [5:2]	i	GPI	PCI_INT[H:E]#	+3VS	PRQ[H:E]#
GPIO 06	i	GPO	BIOS_REC_? (TP)	+3VS	TACH2
GPIO 07	i	GPO	802_LED_EN	+3VS	TACH3
GPIO 08	i	GPI	EXTSMI#	+3VSUS	N/A
GPIO 09	i	GPO	LAN_WOL_EN_? (TP)	+3VSUS	WOL_EN
GPIO 10	i	GPO	RST#_NEWCARD	+3VSUS	ALERT#
GPIO 11	Nat	Native	SMB_ALERT#	+3VSUS	SMBALERT#
GPIO 12	i	GPI	KBC_SCI#	+3VSUS	GLAN_DOCK#
GPIO 13	Nat.	GPI	N/A	+3VSUS	ENERGY_DETECT
GPIO 14	i	GPI	N/A	+3VSUS	NETDETECT
GPIO 15	Nat	Native	STP_PCI#	+3VSUS	STP_PCI#_No-GP
GPIO 16	Nat	Native	PM DPRSLPVR	+3VS	DPRSLPVR
GPIO 17	i	GPO	WLAN_ON#	+3VS	TACH0
GPIO 18	O	GPO	N/A	+3VS	N/A
GPIO 19	i	GPO	CPU_SELECT	+3VS	SATA1GP
GPIO 20	O	GPO	BT_LED_EN	+3VS	N/A
GPIO 21	i	GPI	CPPE#_DET	+3VS	SATA0GP
GPIO 22	i	GPI	N/A	+3VS	SCLOCK
GPIO 23	Nat.	Native	N/A	+3VS	LDRQ1#
GPIO 24	O	GPO	MSK_PCIRST	+3VSUS	CLGPIOQMEM_LE
GPIO 25	Nat	Native	STP_CPU#	+3VS	STP_CPU#_No-GP
GPIO 26	Nat.	GPO	CPPE_EN	+3VSUS	S4_STATE#
GPIO 27	O	GPO	BT_ON#	+3VSUS	QRT_STATE0
GPIO 28	O	GPO	CB_SD#_? (TP)	+3VSUS	QRT_STATE1
GPIO 29	Nat.	Native	USB_OC#5	+3VSUS	OC5#
GPIO 30	Nat.	Native	USB_OC#6	+3VSUS	OC6#
GPIO 31	Nat.	Native	USB_OC#7	+3VSUS	OC7#
GPIO 32	O	Native	PM_CLKRUN#	+3VS	CLKRUN#_No-GP
GPIO 33	O	GPO	N/A	+3VS	HDA_DOCK_EN#
GPIO 34	O	GPO	N/A	+3VS	HDA_DOCK_RST#
GPIO 35	O	GPO	SATACLKREQ#_? (TP)	+3VS	SATACLKREQ#
GPIO 36	i	GPO	EMAIL_LED#_? (TP)	+3VS	SATA2GP
GPIO 37	i	GPI	PCB_ID0	+3VS	SATA3GP
GPIO 38	i	GPI	PCB_ID1	+3VS	SLOAD

Pin	Default	Use As	Signal Name	Power	Mux
GPIO 39	i	GPI	PCB_ID2	+3VS	SDATAOUT0
GPIO [40:43]	Nat.	Native	USB_OC[4:1]#	+3VSUS	DCI[4:1]#
GPIO [47:44]	n/a	N/A	N/A	N/A	No implement
GPIO 48	i	Native		+3VS	SDATAOUT1
GPIO 49	Nat.	Native	H_PWRGD	+VCORE	CPUPWRGD
GPIO 50	Nat.	Native	PCI_REQ1#	+5VS	REQ1#
GPIO 51	Nat.	Native	PCI_GNT1#	+3VS	GNT1#
GPIO 52	Nat.	Native	PCI_REQ2#	+5VS	REQ2#
GPIO 53	Nat.	Native	PCI_GNT2#	+3VS	GNT2#
GPIO 54	Nat.	Native	PCI_REQ3#	+5VS	REQ3#
GPIO 55	Nat.	Native	PCI_GNT3#	+3VS	GNT3#


Q, in Mobile


0], Not Cleared by CF9h RST event.


IO, in Mobile

Q, in Mobile

<Variant Name>









<Variant Name>

Place on L1/L8, upper/lower side of inside socket. according intel layout suggestion.

38A for Penryn



+VCCP Decoupling Capacitor (Place near CPU)




Decoupling guide from INTEL

VCCP	22uF/10V	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs for CPU
	150uF	* 1pcs for CPU


Optimize it !_0907

Thermal Sensor




H/W Thermal Protect


(94~98°C protect)



Sub-SYS=CPU




Sub-SYS=FAN



<Variant Name>

ASUS		CPU CAP, Thermal Sensor	
ASUSTek COMPUTER INC		Title :	
Size		Engineer: Xinghua_Chen	
Custom	Project Name	Rev	
F80Q		2.00	
Date: Friday, May 23, 2008	Sheet	6	of 59



FOLLOW F2

Latched Input Select

pin8
0 = SRC CLK
1 = CPU ITP CLK

pin5 (int. PU)
0 = LCDCLK
1 = PCIE_X

pin64 (int. PD)
0 = PCIECLK
1 = PEREQ#

pin9 (int. PU)
SELLCD_27# = 0,
pin#14/15 = PCIE_X 9L;
pin#17/18 = 27FIX/27SS,
SELLCD_27# = 1,
pin#14/15 = DOT_96MHz;
pin#17/18 = LCD_SSCG/PCIE_L0.





Latch Select Table

Pin5	Pin9	Pin14/15	Pin17/18
SELPCIE_X_LCD#/ PCI3 = 0 (low)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE_X9 DOT96	27FIX/SS LCD
SELPCIE_X_LCD#/ PCI3 = 1 (high)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE_X9 DOT96	PCIE_X0 PCIE_X0

BCLK	FSB	BSEL2	BSEL1	BSEL0
CPU Driven	/	/	/	/
166	667	0	1	1

<Variant Name>


ASUS		Title : CLOCK GEN	
ASUSTek COMPUTER INC		Engineer: Xinghua Chen	
Size	Project Name		Rev
Custom	F80Q		2.00
Date: Friday, May 23, 2008	Sheet	7	of 59




Part Number: 02G010022500
Part Name & Spec: C.S 88CTPM (B2) INTEL PM45 QT78 897258 QS

<Variant Name>

ASUS		Title : Cantiga -- CPU (1)	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size Custom	Project Name F80Q	Rev 2.00	
Date: Friday, May 23, 2008	Sheet 8 of 59		





[9] MCH_CFG_5
CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

[9] MCH_CFG_6
CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

[9] MCH_CFG_7
CFG7 : Intel Management Engine Crypto strap
HIGH = TLS cipher suite with confidentiality (Default)
LOW = TLS cipher suite with no confidentiality

[9] MCH_CFG_9
CFG9 : PCI Express Graphics Lane Reversal
LOW = Lane Reversed
HIGH = Normal mode (Default; lanes numbered in order)
CHECK detail...





[9] MCH_CFG_12
CFG12 : XOR/ALL-Z
00 = Reserved
01 = XOR Mode Enabled
10 = All-Z Mode Enabled
11 = Normal Operation (Default)

[9] MCH_CFG_16
CFG16 : FSB Dynamic ODT
Low = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (default)


[9] MCH_CFG_10
CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

[9] MCH_CFG_19
CFG19 : DMI Lane Reversal
LOW = Normal (default)
HIGH = LANES REVERSED



[9] MCH_CFG_20
CFG20 : Concurrent SDVO / PCIE
LOW = Only SDVO or PCIE is operational (default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port
CHECK detail...

[illegible][illegible]

Reverse Type






P/N : 12G025C22002 H:9.2mm




<Variant Name>

ASUS		Title : DDR SO-DIMM 1	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	15	of 59



+0.9VS through JP8300 to +0.9V0



SWAPPED



Layout note: Place array cap close to each pullup resistors terminated to +0.9VS


<Variant Name>

LCD Power




BIOS


LCD_BACKOFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.



LCD LVDS/Inverter/CCD conn.




Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"




Check power
+3VS [4,6,7,9,12,13,14,15,17,20,21,22,23,25,26,27,28,29,31,33,34,37,39,40,43,55,56,58]
+5VS [6,23,27,28,34,37,38,40,41,54,55,58]

MDC CON.



Reserved R to +3VSUS for
Wake on WLAN function!








+3VAUX_GOLAN: +3.003V~+3.597V
Max= 1100 mA
+1.5VS: +1.425V~+1.575V
Max= 375 mA

+1.5VS [5,12,25,28,31,33,37,40,52]
+3V [19,21,26,33,34,35,36,37,55]
+3VS [4,6,7,9,12,13,14,15,17,18,21,22,23,25,26,27,28,29,31,33,34,37,39,40,43,55,56,58]



WLAN

P/N : 12G03000052B




Co-layout FOR EMI

For Intel Wireless
CoExistence System




TPM Module CON



Finger Printer Conn.


FOLLOW F9S



<Variant Name>


ASUS		Title : B/T,F/P& TPM	
ASUSTeK COMPUTER INC		Engineer: xinghua_chen	
Size	Project Name		Rev
Custom	F80Q		2.00
Date: Friday, May 23, 2008		Sheet	21 of 59

If don't support iTPM,unstuff these





<Variant Name>

SATA HDD CON



SATA CD-ROM CON

P/N: 12G15100013J










PATA ODD:
Mount R2301, R2303, R2304, R2310, R2308, R2306



<Variant Name>








ASUS®		Title : HDD & CDROM	
ASUSTeK COMPUTER INC.		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	23	of 59

Use IP4220CZ6 for layout symmetrical








<Variant Name>











R2756 follow F25.







FOLLOW F9J












ROBSON only



New EC pin to avoid the re-recognize when resume from S3/S4...



CHANGE TO WINBOND



IT8512 CORE CHIP

EC Reset

EC Pull-Up/Down

EC Power

EC XTAL

SPI ROM


EC Thermal

Legend:




- 30PERCENT_LED [4]
- 40PERCENT_LED [4]
- 60PERCENT_LED [4]
- 80PERCENT_LED [4]


ASUS Title: EC-IT8512
 ASUSTeK COMPUTER INC. Engineer: Kinghua_Chen
 Size: Project Name: F80Q Rev: 2.00
 Date: Friday, May 23, 2008 Sheet: 34 of 50

[illegible]





T53 KB MATRIX








Fix MS Duo Adaptor short issue.
(SD_DAT1,SD_DAT2,XD_GND short,XD_CD# may be possible short)
Avoid floating if XD card is not inserted







<Variant Name>

		Title : DISCHARGE	
ASUSTeK COMPUTER INC		Engineer: CH Lin	
Size	Project Name		Rev
Custom	F80L		2.00
Date: Friday, May 23, 2008		Sheet 37 of 59	




Touch-Pad


TOUCH PAD CNT Follow W7




PWR LED




For BATTERY LED




WireLess LED




BT LED




SATA/IDE LED



Num Lock




Cap. Lock




<Variant Name>

ASUS		Title : LEDs	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008		Sheet 39 of 59	


Digital





ALC660 662	Mount R4021, R4024, R4025, R4010, R4023 Unmount R4020, R4022, R4030, R4027, R4026, C4040, C4041, C4023, C4022
ALC663	Mount C4023, C4022, R4020, R4030, R4027, R4026, C4040, C4041, R4022 Unmount R4021, R4024, R4025, R4010, R4023



SPEAKER AMP





FOR EMI




P/N: 12G171000047

R0.4
Item 33



Place R510, R511 near U401




AC_HP_L R4125 1 2 00hm AC_HP_L_3
AC_HP_R R4126 1 2 00hm AC_HP_R_3

For ALC663: Cap-less without pop-noise
Mount: R4125, R4126
Unmount: Q4101, Q4102, CE4101, CE4102, R4121, R4122, R4117, R4120


AC_HP_L_1 R4114 1 2 00hm AC_HP_L_3
AC_HP_R_1 R4124 1 2 00hm AC_HP_R_3

For ALC663: Cap-less with pop-noise
Mount: R4114, R4124, Q4102, Q4101
Unmount: CE4101, CE4102, R4121, R4122, R4117, R4120




NO SPDIF function

HP- JACK











P/N: 12G140001067

Normal Close



<Variant Name>

ASUS		Title : MICROPHONE	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008		Sheet 42 of 59	



add LED1,LED2,LED3 test points

<Variant Name>

ASUS		Title : BATTERY&LAN LED	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	43	of 59

D

C

B

A

<Variant Name>



Title : empty

ASUSTeK COMPUTER INC

Engineer: Xinghua_chen

Size	Custom
------	--------

Project Name	F80Q
--------------	-------------

Rev
2.00

Date: Friday, May 23, 2008

Sheet 44 of 59

D

C

C

3

6

A

A

<Variant Name>



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer:










Size	Custom
------	--------

om	Project Name F80L
----	-----------------------------

Rev	2.00
-----	------



Date: Friday, May 23, 2008


Sheet 45 of 59



<Variant Name>

ASUS		Title : SCREW HOLE	
ASUSTeK COMPUTER INC		Engineer: CHLin	
Size	Project Name	Rev	
Custom	F80L	2.00	
Date: Friday, May 23, 2008		Sheet	46 of 59





3

C

B

A

<Variant Name>



Title : History(2)

ASUSTeK COMPUTER INC

Engineer:







Size
Custom


Project Name	F80L
--------------	-------------


Rev
2.00


Date: Friday, May 23, 2008

Sheet 49 of 59












SUSB#_PWR POWER



SUSC#_PWR POWER



POWER GOOD DETECTER



<Variant Name>

ASUS		Title: Power_good_detector	
ASUSTeK COMPUTER INC		Engineer: Robin_chen	
Size	Project Name	Rev	
Custom	F80Q	1.0	
Date: Friday, May 23, 2008		Sheet 56 of 59	

